beautypg.com

Renesas SH7781 User Manual

Page 1675

background image

Appendix

Rev.1.00 Jan. 10, 2008 Page 1645 of 1658

REJ09B0261-0100

Pin Name (LSI level)

Pin Name
(Module level)

Module I/O

When Not in Use

AD[11:8] PCIC

I/O

D[43:40] LBSC

I/O

DG[5:2] DU

O

D[43:40]/
AD[11:8]/
DG[5:2]

Port C[3:0]

GPIO

I/O

Open*

2

AD[7:6] PCIC

I/O

D[39:38] LBSC

I/O

DG[1:0] DU

O

D[39:38]/
AD [7:6]/
DG[1:0]

Port D[7:6]

GPIO

I/O

Open*

2

AD[5:0] PCIC

I/O

D[37:32] LBSC

I/O

DR[5:0] DU

O

D[37:32]/
AD[5:0]/
DR[5:0]

Port D[5:0]

GPIO

I/O

Open*

2

CBE[3:0] PCIC

I/O

WE[7:4] LBSC

O

WE[7:4]/
CBE [3:0]

Port R[3:0]

GPIO

I/O

Open*

2

GNT0/GNTIN PCIC

I/O

GNT0/GNTIN

Port Q3

GPIO

I/O

Open*

2

GNT3 PCIC

O

MMCCLK MMCIF

O

GNT3/MMCCLK

Port E0

GPIO

I/O

Open

GNT[2:1] PCIC

O

GNT[2:1]

Port E1-E2

GPIO

I/O

Open

REQ0/REQOUT PCIC

I/O

REQ0/REQOUT

Port Q2

GPIO

I/O

Open*

2

REQ3 PCIC

I

REQ3

Port E3

GPIO

I/O

Open*

2

or pulled-up to VDDQ

when PCIC normal mode

REQ[2:1] PCIC

I

REQ[2:1]

Port E4-E5

GPIO

I/O

Open*

2

or pulled-up to VDDQ

when PCIC normal mode

DEVSEL PCIC

I/O

Open*

3

DEVSEL/
DCLKOUT

DCLKOUT DU

O

Port

P5

GPIO

I/O