beautypg.com

13 port n control register (pncr) – Renesas SH7781 User Manual

Page 1440

background image

28. General Purpose I/O Ports (GPIO)

Rev.1.00 Jan. 10, 2008 Page 1410 of 1658
REJ09B0261-0100

28.2.13

Port N Control Register (PNCR)

PNCR is a 16-bit readable/writable register that selects the pin function and controls the input
pull-up MOS.

0

1

2

3

4

5

6

7

8

9

10

11

12

13

15

14

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

PN0

MD0

PN0

MD1

PN1

MD0

PN1

MD1

PN2

MD0

PN2

MD1

PN3

MD0

PN3

MD1

PN4

MD0

PN4

MD1

PN5

MD0

PN5

MD1

PN6

MD0

PN6

MD1

PN7

MD1

PN7

MD0

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Bit:

Initial value:

R/W:

Bit Bit

Name

Initial
value R/W Description

15

14

PN7MD1

PN7MD0

1

1

R/W

R/W

PN7 Mode

00: SCIF[5]/HAC[1]/SSI[1] module

(SCIF5_RXD/HAC1_SDIN/SSI1_SCK)*

1

01: Port output

10: Port input (pull-up MOS: Off)

11: Port input (pull-up MOS: On)

13

12

PL6MD1

PL6MD0

1

1

R/W

R/W

PN6 Mode

00: SCIF[5]/HAC[1]/SSI[1] module

(SCIF5_CSK/HAC1_SDOUT/SSI1_SDATA)*

1

01: Port output

10: Port input (pull-up MOS: Off)

11: Port input (pull-up MOS: On)

11

10

PL5MD1

PL5MD0

1

1

R/W

R/W

PN5 Mode

00: SCIF[3]/FLCTL module

(MODE4/SCIF3_TXD/FCLE)*

1

01: Port output

10: Port input (pull-up MOS: Off)

11: Port input (pull-up MOS: On)*

2

9

8

PL4MD1

PL4MD0

1

1

R/W

R/W

PN4 Mode

00: SCIF[3]/FLCTL module

(MODE7/SCIF3_RXD/FALE)*

1

01: Port output

10: Port input (pull-up MOS: Off)

11: Port input (pull-up MOS: On)*

2