beautypg.com

5 intc module signal timing, 0 to 3.6 v, v, 1 v, t – Renesas SH7781 User Manual

Page 1627: 40 to 85°c, c, 30 pf, pll2 on

background image

32. Electrical Characteristics

Rev.1.00 Jan. 10, 2008 Page 1597 of 1658

REJ09B0261-0100

32.3.5

INTC Module Signal Timing

Table 32.10 INTC Module Signal Timing

Conditions: V

DDQ

= 3.0 to 3.6 V, V

DD

= 1.1 V, T

a

=

−40 to 85°C, C

L

= 30 pF, PLL2 on

Item Symbol

Min.

Typ.

Max.

Unit

Figure

NMI setup time

t

NMIS

4 —

— ns 32.34

NMI hold time

t

NMIH

1.5

— ns 32.34

NMI pulse width (high level)

t

NMIIS

5 —

— t

cyc

* 32.35

NMI pulse width (low level)

t

NMIIH

5 —

— t

cyc

* 32.35

Edge-sense IRQ pulse width (high
level)

t

IRQIH

5 —

— t

cyc

* 32.35

Edge-sense IRQ pulse width (low
level)

t

IRQIL

5 —

— t

cyc

* 32.35

IRL7 to IRL0 setup time

t

IRLS

4 —

ns 32.34

IRL7 to IRL0 hold time

t

IRLH

1.5

ns 32.34

IRQOUT delay time

t

IRQOD

1.5 — 6 ns

32.36

Note: * t

cyc

is the period of one CLKOUT cycle.

CLKOUT

NMI

IRL3 to IRL0

IRL7 to IRL4

t

NMIS

t

NMIH

t

IRLS

t

IRLH

Figure 32.34 Interrupt Signal Input Timing (1)