beautypg.com

Renesas SH7781 User Manual

Page 1409

background image

28. General Purpose I/O Ports (GPIO)

Rev.1.00 Jan. 10, 2008 Page 1379 of 1658

REJ09B0261-0100

Pin Name

Port GPIO

Selectable Module

GPIO
Interrupt

D33/AD1/DR1*

2

D

PD1

input/output

LBSC/PCIC/DU

D32/AD0/DR0*

2

D

PD0

input/output

LBSC/PCIC/DU

REQ1 E

PE5

input/output

PCIC

Available

REQ2

E PE4

input/output PCIC

Available

REQ3*

1

E PE3

input/output PCIC

Available

GNT1

E PE2

input/output PCIC

Available

GNT2

E PE1

input/output PCIC

Available

GNT3/MMCCLK*

1

E PE0

input/output PCIC/MMCIF

Available

D31 F

PF7

input/output

LBSC

D30 F

PF6

input/output

LBSC

D29 F

PF5

input/output

LBSC

D28 F

PF4

input/output

LBSC

D27 F

PF3

input/output

LBSC

D26 F

PF2

input/output

LBSC

D25 F

PF1

input/output

LBSC

D24 F

PF0

input/output

LBSC

D23 G

PG7

input/output

LBSC

D22 G

PG6

input/output

LBSC

D21 G

PG5

input/output

LBSC

D20 G

PG4

input/output

LBSC

D19 G

PG3

input/output

LBSC

D18 G

PG2

input/output

LBSC

D17 G

PG1

input/output

LBSC

D16 G

PG0

input/output

LBSC

SCIF1_SCK H

PH7

input/output

SCIF1

SCIF1_RXD H

PH6

input/output

SCIF1

SCIF1_TXD H

PH5

input/output

SCIF1

SCIF0_

CTS/INTD/FCE*

1

H

PH4

input/output

SCIF0/PCIC/FLCTL

Available

SCIF0_

RTS/HSPI_CS/FSE*

1

H

PH3

input/output

SCIF0/HSPI/FLCTL

Available

SCIF0_SCK/HSPI_CLK/

FRE*

1

H

PH2

input/output

SCIF0/HSPI/FLCTL

Available

SCIF0_RXD/HSPI_RX/

FRB*

1

H

PH1

input/output

SCIF0/HSPI/FLCTL

Available