beautypg.com

Altera Transceiver PHY IP Core User Manual

Page 661

background image

Additional Information for the Transceiver PHY

IP Core

21

2015.01.19

UG-01080

Subscribe

Send Feedback

This section provides the revision history for the chapters in this user guide.

Chapter

Document

Version

Changes Made

Getting Started

Overview

2.7

Updated the chapter to indicate new IP instantiation flow using the

IP Catalog.

10GBASE-R PHY IP

Core

2.7

Made the following changes:
• Updated the chapter to indicate new IP instantiation flow using

the IP Catalog.

• Changed the device family support to final for this IP core in

Table 3-4 Device Family Support.

• Changed the description of Starting Channel Number

parameter in General Option Parameters section.

• Changed the description of

phy_mgmt_clk_reset signal

in

Table 3-15: Avalon-MM PHY Management Interface.

• Changed the TX and RX Latency numbers for Stratix V devices

in Table 3-2: Latency for TX and RX PCS and PMA in Stratix V

Devices.

10GBASE-KR PHY IP

Core

2.7

Made the following changes:
• Updated the chapter to indicate new IP instantiation flow using

the IP Catalog.

• Changed the device family support to final for this IP core in

Table 4-2: Device Family Support.

• Added resource utilization numbers when FEC is used in Table

4-3: 10GBASE KR PHY Performance and Resource Utilization.

• Changed the description of

tx_invpolarity

register and

register address

0x22

in PMA Registers section.

• Changed the descriptions of

main_rc

,

post_rc

, and

pre_rc

signals with example mappings in Dynamic Reconfiguration

Interface Signals section.

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134