Altera LVDS SERDES User Manual
Altera lvds serdes ip core user guide, Features, Functional modes

Altera LVDS SERDES IP Core User Guide
2014.08.18
ug_altera_lvds
Send Feedback
The Altera LVDS SERDES IP Core configures the serializer/deserializer (SERDES) and dynamic phase
alignment (DPA) blocks. The IP core also supports LVDS channels placement, legality checks, and LVDS
channel-related rule checks.
The Altera LVDS SERDES IP core is only available for Arria
®
10 devices. For Arria V, Cyclone
®
V, and
Stratix
®
V devices, follow the steps in
Migrating Your ALTLVDS_TX and ALTLVDS_RX IP Cores
on
page 25 to migrate your IP.
Related Information
•
LVDS SERDES Transmitter/Receiver (ALTLVDS_TX and ALTLVDS_RX) Megafunctions User Guide
Features
You can configure the features of Altera LVDS SERDES IP core through the IP Parameter Editor in the
Quartus
®
II software. The Altera LVDS SERDES IP core feature includes the ALTLVDS_RX and
ALTLVDS_TX IP cores features supported in Stratix V devices, such as:
• Parameterizable data channel widths
• Parameterizable serializer/deserializer (SERDES) factors
• Registered input and output ports
• PLL control signals
• Dynamic phase alignment (DPA) mode
• Soft clock data recovery (CDR) mode
Functional Modes
This table lists the functional modes for the Altera LVDS SERDES IP core.
Table 1: Functional Modes for the Altera LVDS SERDES IP Core
Description
Functional Mode
In this mode, the IP core configures the SERDES block as a serializer. A
PLL generates the fast clock (
fclk
) and load enable (
loaden
) signals.
TX
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Document Outline
- Altera LVDS SERDES IP Core User Guide
- Features
- Functional Modes
- Functional Description
- Initialization and Reset
- Signals
- Parameter Settings
- Setting the Receiver Input Clock Parameters
- Setting the Transmitter Output Clock Parameters
- Timing
- Design Example
- References
- Comparison with Stratix V Devices
- Document Revision History