Xcvr_tx_vod_pre_emp_ctrl_src – Altera Transceiver PHY IP Core User Manual
Page 646
Description
Differential output voltage setting. The values are monotonically increasing with the driver main tap
current strength.
Note: This parameter must be set in conjunction with
XCVR_TX_PRE_EMP_1ST_POST_TAP
,
XCVR_TX_PRE_EMP_2ND_POST_TAP
, and
XCVR_TX_PRE_EMP_PRE_TAP
. All combinations of these
settings are not legal. Refer to the Stratix V Device Datasheet for more information.
Options
• 0–63
• 50
Assign To
Pin - TX serial data
Related Information
XCVR_TX_VOD_PRE_EMP_CTRL_SRC
Pin Planner and Assignment Editor Name
Transmitter V
OD
Pre-emphasis Control Source
Description
When set to
DYNAMIC_CTL
, the PCS block controls the V
OD
and pre-emphasis coefficients for PCI
Express. When this assignment is set to
RAM_CTL
the V
OD
and pre-emphasis are controlled by other
assignments, such as
XCVR_TX_PRE_EMP_1ST_POST_TAP
.
Options
• DYNAMIC_CTL: for PCI Express
• RAM_CTL: for all other protocols
Assign To
Pin - TX serial data
19-52
XCVR_TX_VOD_PRE_EMP_CTRL_SRC
UG-01080
2015.01.19
Altera Corporation
Analog Parameters Set Using QSF Assignments
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)