beautypg.com

Altera Transceiver PHY IP Core User Manual

Page 35

background image

Name

Value

Description

Enable embedded reset control On/Off

When On, the automatic reset controller initiates

the reset sequence for the transceiver. When Off you

can design your own reset logic using

tx_analogr-

eset

,

rx_analogreset

,

tx_digitalreset

,

rx_

digitalreset

, and

pll_powerdown

which are

top-level ports of the Custom Transceiver PHY. You

may also use the Transceiver PHY Reset Controller

to reset the transceivers. For more information, refer

to the Transceiver Reconfiguration Controller IP

Core . By default, the CDR circuitry is in automatic

lock mode whether you use the embedded reset

controller or design your own reset logic. You can

switch the CDR to manual mode by writing the

pma_

rx_setlocktodata

or

pma_rx_set_locktoref

registers to 1. If either the

pma_rx_set_locktodata

and

pma_rx_set_locktoref

is set, the CDR

automatic lock mode is disabled.

Starting channel number

0-96

For Stratix IV devices, specifies the starting channel

number. Must be 0 or a multiple of 4. You only need

to set this parameter if you are using external PMA

and reconfiguration modules.
In Stratix V devices, by default, the logical channel 0

is assigned to either physical transceiver channel 1 or

channel 4 of a transceiver bank. However, if you

have already created a PCB with a different lane

assignment for logical channel 0, you can use the

work around shown in the example below.
Assignment of the starting channel number is

required for serial transceiver dynamic reconfigura‐

tion.

Enable IEEE 1588 latency

adjustment ports

On/Off

When you turn this option On, the core includes

logic to implement the IEEE 1588 Precision Time

Protocol.

Example 3-1: Changing the Default Logical Channel 0 Channel Assignments in Stratix V Devices

for ×6 or ×N Bonding

This example shows how to change the default logical channel 0 assignment in Stratix V devices

by redefining the pma_bonding_master parameter using the Quartus II Assignment Editor. In

this example, the pma_bonding_master was originally assigned to physical channel 1. (The

original assignment could also have been to physical channel 4.) The to parameter reassigns the

UG-01080

2015.01.19

General Option Parameters

3-11

10GBASE-R PHY IP Core

Altera Corporation

Send Feedback