Xcvr_tx_rx_det_enable, Xcvr_tx_rx_det_mode, Xcvr_tx_rx_det_output_sel – Altera Transceiver PHY IP Core User Manual
Page 618
Related Information
XCVR_TX_RX_DET_ENABLE
Pin Planner and Assignment Editor Name
Transmitter Receiver Detect Block Enable
Description
Enables or disables the receiver detector circuit at the transmitter.
Options
• TRUE
• FALSE
Assign To
Pin - TX serial data
XCVR_TX_RX_DET_MODE
Pin Planner and Assignment Editor Name
Transmitter Receiver Detect Block Mode
Description
Sets the mode for receiver detect block.
Options
0–15
Assign To
Pin - TX serial data
XCVR_TX_RX_DET_OUTPUT_SEL
Pin Planner and Assignment Editor Name
Transmitter's Receiver Detect Block QPI/PCI Express Control
Description
Determines QPI or PCI Express mode for the Receiver Detect block.
Options
• RX_DET_QPI_ OUT
• RX_DET_PCIE_ OUT
19-24
XCVR_TX_RX_DET_ENABLE
UG-01080
2015.01.19
Altera Corporation
Analog Parameters Set Using QSF Assignments
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)