Phy ip core for pci express (pipe), Phy ip core for pci express (pipe) -1 – Altera Transceiver PHY IP Core User Manual
Page 189
PHY IP Core for PCI Express (PIPE)
8
2015.01.19
UG-01080
The Altera PHY IP Core for PCI Express (PIPE) implements physical coding sublayer (PCS) and physical
media attachment (PMA) modules for Gen1, Gen2, and Gen3 data rates.
The Gen1 and Gen2 datapaths are compliant to the Intel PHY I nterface for PCI Express (PIPE) Architec‐
ture PCI Express 2.0 specification. The Gen3 datapath is compliant to the PHY Interface for the PCI
Express Architecture PCI Express 3.0 specification. You must connect this PHY IP Core for PCI Express to
a third-party PHY MAC to create a complete PCI Express design.
The PHY IP Core for PCI Express supports ×1, ×2, ×4, or ×8 operation for a total aggregate bandwidth
ranging from 2 to 64 Gbps. In Gen1 and Gen2 modes, the PCI Express protocol uses 8B/10B encoding
which has a 20% overhead. Gen3 modes uses 128b/130b encoding which has an overhead of less than 1%.
The Gen3 PHY initially trains to L0 at the Gen1 data rate using 8B/10B encoding. When the data rate
changes to Gen3, the link changes to 128b/130b encoding.
Altera also provides a complete hard IP solution for PCI Express that includes the Transaction, Data Link
and PHY MAC. For more information about Altera’s complete hard IP solution, refer to the Stratix V
Hard IP for PCI Express IP Core User Guide.
illustrates the top-level blocks of the Gen3 PCI Express PHY (PIPE) for Stratix V GX devices.
illustrates the top-level blocks of the Gen1 and Gen2 IP cores. As these figures illustrate, the
PIPE interface connects to a third-party MAC PHY implemented using soft logic in the FPGA fabric. The
reconfiguration buses connect to the Transceiver Reconfiguration Controller IP Core. For more informa‐
tion about this component, refer to Transceiver Reconfiguration Controller IP Core. An embedded
processor connects to an Avalon-MM PHY management interface for control and status updates.
©
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134