Altera ALTDQ_DQS2 User Manual
Altdq_dqs2 ip core user guide, Altdq_dqs2 features, Altdq_dqs2 device support
ALTDQ_DQS2 IP Core User Guide
2014.12.17
UG-01089
The Altera ALTDQ_DQS2 megafunction IP core controls the double data rate (DDR) I/O elements
(IOEs) for the data (DQ) and data strobe (DQS) signals in Arria
®
V, Cyclone
®
V, and Stratix
®
V devices.
A DQ group is composed of one DQS, one optional complementary DQS, and up to 36 configurable DQ
I/Os.
Related Information
ALTDQ_DQS2 Features
The ALTDQ_DQS2 IP core has the following features:
• Access to dynamic on-chip termination (OCT) controls to switch between parallel termination during
reads and series termination during writes.
• High-performance support for DDR interface standards.
• 4- to 36-bit programmable DQ group widths.
• Half-rate registers to enable successful data transfers between the I/O registers and the core logic.
• Access to I/O delay chains to fine-tune delays on the data or strobe signals.
• Access to hard read FIFO.
• Access to latency shifter FIFO and data valid FIFO for efficient control of DQS gating and read
operations (Arria V and Cyclone V devices only).
ALTDQ_DQS2 Device Support
The ALTDQ_DQS2 IP core supports the following devices:
• Arria V devices
• Cyclone V devices
• Stratix V devices
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Document Outline
- ALTDQ_DQS2 IP Core User Guide
- ALTDQ_DQS2 Features
- ALTDQ_DQS2 Device Support
- Resource Utilization and Performance
- Installing and Licensing IP Cores
- Customizing and Generating IP Cores
- Upgrading IP Cores
- ALTDQ_DQS2 Parameter Settings
- ALTDQ_DQS2 Data Paths
- ALTDQ_DQS2 Ports
- Dynamic Reconfiguration for ALTDQ_DQS2
- I/O Configuration Block Bit Sequence for Arria V GZ and Stratix V Devices
- DQS Configuration Block Bit Sequence for Arria V GZ and Stratix V Devices
- I/O Configuration Block Bit Sequence for Arria V and Cyclone V Devices
- DQS Configuration Block Bit Sequence for Arria V and Cyclone V Devices
- Example Usage of Dynamic Reconfiguration for ALTDQ_DQS2
- Stratix V Design Example
- Arria V Design Example
- IP-Generate Command
- Document Revision History