Xcvr_vccr_ vcct_voltage, Cdr_bandwidth_preset – Altera Transceiver PHY IP Core User Manual
Page 598
XCVR_VCCR_ VCCT_VOLTAGE
Pin Planner and Assignment Editor Name
VCCR_GXB
VCCT_GXB Voltage
Description
Configures the VCCR_GXB and VCCT_GXB voltage for an GXB I/O pin by specifying the intended
supply voltages for a GXB I/O pin.
Options
1_1V
1_2V
Assign To
Pin - TX & RX serial data
Analog Settings Having Global or Computed Values for Arria V Devices
The following analog parameters have global or computed default values. You may want to optimize some
of these settings. The default value is shown in bold type. For computed analog parameters, the default
value listed is for the initial setting, not the recomputed setting. The parameters are listed in alphabetical
order.
CDR_BANDWIDTH_PRESET
Pin Planner and Assignment Editor Name
CDR Bandwidth Preset
Description
Specifies the CDR bandwidth preset setting
Options
• Auto
• Low
• Medium
• High
Assign To
PLL instance
19-4
XCVR_VCCR_ VCCT_VOLTAGE
UG-01080
2015.01.19
Altera Corporation
Analog Parameters Set Using QSF Assignments
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)