Altera Transceiver PHY IP Core User Manual
Page 437

PCS-PMA Width
8-Bit
10-Bit
16-Bit
20-Bit
PRBS-10
X
PRBS 15
X
X
X
X
PRBS 23
X
X
X
PRBS 31
X
X
X
X
Unlike the 10G PRBS verifier, the Standard PRBS verifier uses the Standard PCS word aligner. You must
specify the word aligner size and pattern. The following table lists the encodings for the available choices.
Table 14-21: Word Aligner Size and Word Aligner Pattern
PCS-PMA Width
PRBS Patterns
PRBS Pattern Select
Word Aligner Size
Word Aligner Pattern
8-bit
PRBS 7
3’b010
3’b001
0x0000003040
PRBS 8
3’b000
3’b001
0x000000FF5A
PRBS 23
3’b100
3’b001
0x0000003040
PRBS 15
3’b101
3’b001
0x0000007FFF
PRBS 31
3’b110
3’b001
0x000000FFFF
10-bit
PRBS 10
3’b000
3’b010
0x00000003FF
PRBS 15
3’b101
3’b000
0x0000000000
PRBS 31
3’b110
3’b010
0x00000003FF
16-bit
PRBS 7
3’b000
3’b010
0x0000003040
PRBS 23
3’b001
3’b101
0x00007FFFFF
PRBS 15
3’b101
3’b011
0x0000007FFF
PRBS 31
3’b110
3’b011
0x000000FFFF
14-26
Standard PCS Pattern Generators
UG-01080
2015.01.19
Altera Corporation
Arria V GZ Transceiver Native PHY IP Core
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)