beautypg.com

Cyclone v transceiver native phy ip core overview – Altera Transceiver PHY IP Core User Manual

Page 484

background image

Cyclone V Transceiver Native PHY IP Core

Overview

15

2015.01.19

UG-01080

Subscribe

Send Feedback

The Cyclone V Transceiver Native PHY IP Core provides direct access to all control and status signals of

the transceiver channels. Unlike other PHY IP Cores, the Native PHY IP Core does not include an Avalon

Memory-Mapped (Avalon-MM) interface. Instead, it exposes all signals directly as ports. The Cyclone V

Transceiver Native PHY IP Core includes the Standard PCS. You can select the PCS functions and control

and status port that your transceiver PHY requires.
The Native Transceiver PHY does not include an embedded reset controller. You can either design

custom reset logic or incorporate Altera’s “Transceiver PHY Reset Controller IP Core” to implement reset

functionality.
As the following figure illustrates, TX PLL and clock data recovery (CDR) reference clocks from the pins

of the device are input to the PLL module and CDR logic. The Standard PCS drives TX parallel data and

receives RX parallel data.

Figure 15-1: Cyclone Native Transceiver PHY IP Core

PLLs

PMA

altera _xcvr_native_cv

Transceiver Native PHY

RX PCS Parallel Data

TX PCS Parallel Data

CDR Reference Clock

TX PLL Reference Clock

CDR

RX Serial Data

to

FPGA fabric

Transceiver

Reconfiguration

Controller

Reconfiguration to XCVR

Reconfiguration from XCVR

TX and RX Resets

Calilbration Busy

PLL and RX Locked

Transceiver

PHY Reset

Controller

TX Serial Data

Serializer

De-

Serializer

Standard

PCS

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134