beautypg.com

Xaui phy ip core, Xaui phy ip core -1 – Altera Transceiver PHY IP Core User Manual

Page 141

background image

XAUI PHY IP Core

6

2015.01.19

UG-01080

Subscribe

Send Feedback

The Altera XAUI PHY IP Core implements the IEEE 802.3 Clause 48 specification to extend the

operational distance of the XGMII interface and reduce the number of interface signals.
XAUI extends the physical separation possible between the 10 Gbps Ethernet MAC function and the

Ethernet standard PHY component to one meter. The XAUI IP Core accepts 72-bit data (single data rate–

SDR XGMII) from the application layer at either 156.25 Mbps or 312.5 Mbps. The serial interface runs at

either 4 × 3.125 Gbps or 4 × 6.25 Gbps (DDR XAUI option).

Figure 6-1: XAUI PHY IP Core

XAUI IP Core

4 x 3.125 Gbps serial

or

4 x 6.5 Gbps serial

Altera FPGA

Hard PMA

PCS

8B/10B

Word Aligner

Phase Comp

SDR XGMII

72 bits @ 156.25 Mbps

or

72 bits @ 312.5 Mbps

Avalon-MM

Control & Status

4

4

For Stratix IV GX and GT devices, you can choose a hard XAUI physical coding sublayer (PCS) and

physical media attachment (PMA), or a soft XAUI PCS and PMA in low latency mode. You can also

combine both hard and soft PCS configurations in the same device, using all channels in a transceiver

bank. The PCS is only available in soft logic for Stratix V devices.
For more detailed information about the XAUI transceiver channel datapath, clocking, and channel

placement, refer to the “XAUI” section in the Transceiver Configurations in Stratix V Devices chapter of

the Stratix V Device Handbook.

Related Information

IEEE 802.3 Clause 48

Transceiver Configurations in Stratix V Devices

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134