beautypg.com

Deterministic latency phy ip core, Deterministic latency phy ip core -1 – Altera Transceiver PHY IP Core User Manual

Page 269

background image

Deterministic Latency PHY IP Core

11

2015.01.19

UG-01080

Subscribe

Send Feedback

Deterministic latency enables accurate delay measurements and known timing for the transmit (TX) and

receive (RX) datapaths as required in applications such as wireless communication systems, emerging

Ethernet standards, and test and measurement equipment. The Deterministic Latency PHY IP Core

support 1-32 lanes with a continuous range of data rates from 611–6144 Mbps for Arria V devices,

0.6222–6.144 Gbps in Arria V GZ, 611–5000 Mbps in Cyclone V devices, and 611 Mbps–12200 Mbps for

Stratix V devices. By setting the appropriate options using the MegaWizard Plug-In Manager, you can

configure the Deterministic Latency PHY IP Core to support many industry-standard protocols that

require deterministic latency, including the following protocols:
• Common Public Radio Interface (CPRI)

• Open Base Station Architecture Initiative (OBSAI)

• 1588 Ethernet
For more information about using the Deterministic Latency PHY IP Core to implement CPRI, refer to

the application note, Implementing the CPRI Protocol Using the Deterministic PHY IP Core.
The following figure illustrates the top-level interfaces and modules of the Deterministic Latency PHY IP

Core. As the figure shows, the physical coding sublayer (PCS) includes the following functions:
• TX and RX Phase Compensation FIFO

• Byte serializer and deserializer

• 8B/10B encoder and decoder

• Word aligner

• TX bit slipper

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134