Burst read access to fpm dram (no loop) -85 – Freescale Semiconductor MPC8260 User Manual
Page 503
Memory Controller
MPC8260 PowerQUICC II Family Reference Manual, Rev. 2
Freescale Semiconductor
11-85
Figure 11-70. Burst Read Access to FPM DRAM (No LOOP)
cst1
0
0
0
0
0
0
0
0
0
Bit 0
cst2
0
0
0
0
0
0
0
0
0
Bit 1
cst3
0
0
0
0
0
0
0
0
0
Bit 2
cst4
0
0
0
0
0
0
0
0
1
Bit 3
bst1
1
1
0
1
0
1
0
1
0
Bit 4
bst2
1
1
0
1
0
1
0
1
0
Bit 5
bst3
1
1
0
1
0
1
0
1
0
Bit 6
bst4
1
0
0
0
0
0
0
0
0
Bit 7
g0l0
Bit 8
g0l1
Bit 9
g0h0
Bit 10
g0h1
Bit 11
g1t1
Bit 12
g1t3
Bit 13
g2t1
Bit 14
g2t3
Bit 15
g3t1
Bit 16
g3t3
Bit 17
g4t1
Bit 18
g4t3
Bit 19
g5t1
Bit 20
g5t3
Bit 21
redo[0]
Bit 22
redo[1]
Bit 23
loop
0
0
0
0
0
0
0
0
0
Bit 24
exen
0
0
1
0
1
0
1
0
0
Bit 25
amx0
1
0
0
0
0
0
0
0
0
Bit 26
amx1
0
0
0
0
0
0
0
0
0
Bit 27
na
0
0
1
0
1
0
1
0
0
Bit 28
uta
0
0
1
0
1
0
1
0
1
Bit
29
todt
0
0
0
0
0
0
0
0
1
Bit 30
last
0
0
0
0
0
0
0
0
1
Bit 31
RBS
RBS+1
RBS+2
RBS+3
RBS+4
RBS+5
RBS+6
RBS+7
RBS+8
CLKIN
A
RD/WR
D
PSDVAL
CS1
BS
Row
Column 1
Column 2
Column 3
Column 4
(CAS)
(RAS)