5 aesu interrupt mask register (aesimr), Aesu interrupt mask register (aesimr) -54, P. 22-54 – Freescale Semiconductor MCF5480 User Manual
Page 656

MCF548x Reference Manual, Rev. 3
22-54
Freescale Semiconductor
22.12.5 AESU Interrupt Mask Register (AESIMR)
The AESU interrupt mask register, shown in
, controls the result of detected errors. For a
given error, if the corresponding bit in this register is set, then the error is ignored; no error interrupt occurs
29
OFE
Output FIFO Error. The AESU output FIFO was detected non-empty upon write of AESU
data size register.
0 No error detected
1 Output FIFO non-empty error
28
IFE
Input FIFO Error. The AESU input FIFO was detected non-empty upon generation of done
interrupt.
0 No error detected
1 Input FIFO non-empty error
27
—
Reserved
26
IFO
Input FIFO Overflow. The AESU Input FIFO has been pushed while full.
0 No error detected
1 Input FIFO has overflowed
Note: When operating as a master, the implements flow-control, and FIFO size is not a
limit to data input.
24
OFU
Output FIFO Underflow. The AESU Output FIFO has been read while empty.
0 No error detected
1 Output FIFO has underflow error
23-21
—
Reserved
20
IE
Internal Error. An internal processing error was detected while the AESU was processing.
0 No error detected
1 Internal error
Note: This bit will be asserted any time an enabled error condition occurs and can only be
cleared by setting the corresponding bit in the interrupt mask register or by resetting the
AESU.
19
ERE
Early Read Error. The AESU IV register was read while the AESU was processing.
0 No error detected
1 Early read error
18
CE
Context Error. An AESU key register, the key size register, data size register, mode register,
or IV register was modified while AESU was processing
0 No error detected
1 Context error
17
KSE
Key Size Error. An inappropriate value (not 16, 24 or 32 bytes) was written to the AESU
key size register
0 No error detected
1 Key size error
16
DSE
Data Size Error (DSE): A value was written to the AESU data size register that is not a
multiple of 128 bits.
0 No error detected
1 Data size error
15--0
—
Reserved
Table 22-36. AESISR Field Descriptions (Continued)
Bits
Name
Description