4 output signals, Figure 49. sgpio output od0 signal, 49 sgpio output od0 signal – Intel CONTROLLERS 413808 User Manual
Page 463
![background image](/manuals/127275/463/background.png)
Intel
®
413808 and 413812 I/O Controllers in TPER Mode
October 2007
Developer’s Manual
Order Number: 317805-001US
463
SGPIO Unit—Intel
®
413808 and 413812
6.4
Output Signals
Each of the 4138xx SGPIO units can support up to eight drives, and each drive can
support up to three output signals. This allows the two SGPIO units on 4138xx to be
able to drive up to twenty-four output signals.
4138xx supports the following output signals:
• Fixed High
• Protocol Engine Activity, Protocol Engine Status, or Reserved
• Two programmable Blinks (A and B)
In addition the outputs can be optionally inverted.
Each output bit can be independently selected using the
Data Select Register[0:7] x - SGODSR[0:7]x” on page 484
. The selected output can in
turn be inverted by firmware using the
Table 328, “SGPIO Output Data Select
Register[0:7] x - SGODSR[0:7]x” on page 484
.
, and
respectively show the three output signals
supported per drive (OD0, OD1, and OD2) and the supported output signal selections.
Figure 49. SGPIO Output OD0 Signal
Output Signal ( OD0)
Fixed High
FSENG Activity
Programmable Pattern A
Programmable Pattern B
Inverting
Logic
(XOR )
Control bit 2 in SGODSR[0:7]x
Control bits[1:0] in SGODSR[0:7]x
JOG Logic
Control bit 3 in SGODSR[0:7]x
Pre- Conditioning Logic
B6348-01