beautypg.com

Intel, Bit default description – Intel CONTROLLERS 413808 User Manual

Page 372

background image

Intel

®

413808 and 413812—Address Translation Unit (PCI Express)

Intel

®

413808 and 413812 I/O Controllers in TPER Mode

Developer’s Manual

October 2007

372

Order Number: 317805-001US

3.17.93 Outbound I/O Window Translate Value Register - OIOWTVR

The Outbound I/O Window Translate Value Register (OIOWTVR) contains the PCI I/O

address used to convert the internal bus access to a PCI address. This address is driven

on the PCI Express Link as a result of the outbound ATU address translation. See

Section 3.3.2.1, “Outbound Address Translation - Internal Bus Transactions” on

page 245

for details on outbound address translation.

The I/O window is from 4138xx internal bus is set via the

“Outbound I/O Base Address

Register - OIOBAR”

with the a fixed length of 64 Kbytes.

Table 233. Outbound I/O Window Translate Value Register - OIOWTVR

Bit

Default

Description

31:16

0000H

Outbound I/O Window Translate Value - Used to convert internal bus addresses to PCI addresses.

15:01

0000H

Reserved

00

0

Big Endian Byte Swap enable - When set the ATU performs a byte swap on all PCI read/write

transactions through OIOBAR. When clear, no swap is performed. Refer to

Section 3.4, “Big Endian Byte

Swapping” on page 255

for more details.

PCI

IOP

Attributes

Attributes

28

24

20

16

12

8

4

0

31

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rw

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rv

rw

rw

Attribute Legend:

RV = Reserved

PR = Preserved

RS = Read/Set

RW = Read/Write

RC = Read Clear

RO = Read Only

NA = Not Accessible

Internal Bus Address Offset

+304H