Lenze 9400 - Manual (Page 312)

9 "CAN on board" system bus
9.6 Process data transfer
312
Lenze · Servo-Inverter 9400 HighLine · Reference manual · DMS 10.0 EN · 11/2013 · TD05/06
_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
Sync phase position
The phase position defines the zero point of time for the application relating to the synchronisation
signal (bus cycle). Since PDO processing is integrated in the system part of the application, the
instant of the PDO acceptance also changes if the phase position is changed.
• If 0 is set, the application is started together with the synchronisation signal.
• If a value > 0 is set, the application starts by the set time interval before the synchronisation
signal arrives (the phase position acts negatively).
Example: If the phase position is set to 400 μs, the system part of the application starts 400 μs
before the synchronisation signal arrives.
Sync tolerance
Time slot for monitoring the synchronisation signal via the system block LS_SyncInput.
 System
block "LS_SyncInput" ( 364)
• If the last synchronisation signal amounted to approx. the expected value within this time slot,
the SYNC_bSyncInsideWindow output of the LS_SyncInput system block is set to TRUE.
• This setting does not affect the synchronisation process.
Sync PLL increment
If the cycle times of the synchronisation signal and the phase-locking loop (PLL) differ from each
other, the setting in C01124 defines the increment with which the phase-locking loop can be reset.
• The recommended reset time for the system bus as synchronisation source with regard to
occurring deviations is 109 ns (Lenze setting).

Note!
From software version V3.0:
The effect of the sync phase position can be affected by the application cycle set in
C01130 . For the Lenze setting of C01130 the behaviour remains as before.