Cirrus Logic EP93xx User Manual
Page 437
DS785UM1
10-43
Copyright 2007 Cirrus Logic
DMA Controller
EP93xx User’s Guide
1
0
1
0
10
DAR_BASEx
Address:
DAR_BASE0: Channel Base Address + 0x002C- Read/Write
DAR_BASE1: Channel Base Address + 0x0030 - Read/Write
Definition:
This register contains the base memory address to which the DMA controller
transfers data.
Bit Descriptions:
DAR_BASEx:
x = 0 or 1 representing the double buffer per channel. This
register contains the base memory address to which the
DMA controller sends data. At least 1 of the DAR_BASEx
registers must be programmed before the ENABLE bit and
the START bit (in the case of software trigger M2M mode)
are set in the Control register, and also before the
corresponding BCRx register is programmed. The second
buffer descriptor can be programmed while the transfer
using the ‘other’ buffer is being carried out (thus reducing
software latency impact). When transferring from memory
to external peripheral, the DAR_BASEx will contain the
base address of the memory mapped device.
SAR_CURRENTx
Address:
SAR_CURRENT0: Channel Base Address + 0x0024 - Read Only
SAR_CURRENT1: Channel Base Address + 0x0028 - Read Only
Definition:
This is the Channel Current Source Address Register.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
DAR_BASEx
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DAR_BASEx
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
SAR_CURRENTx
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SAR_CURRENTx