beautypg.com

Cursoradrreset – Cirrus Logic EP93xx User Manual

Page 249

background image

DS785UM1

7-67

Copyright 2007 Cirrus Logic

Raster Engine With Analog/LCD Integrated Timing and Interface

EP93xx User’s Guide

7

7

7

CursorAdrReset

Address: 0x8003_0064

Default: 0x0000_0000

Definition: Cursor Image Address Reset register

Bit Descriptions:

ADR:

Address - Read/Write

The Cursor Address Reset value that is written to this field
specifies the SDRAM location of the part of the cursor that
will be displayed next after reaching the last line of the
cursor.

Both start and reset locations are necessary for Dual Scan
display of cursor information. If the cursor is totally in the
upper half or lower half of the screen, the Start and Reset
locations will be the same. Otherwise the cursor will start
being overlaid on the video information at the start
address, and when the dual scan height counter
generates a carry, will jump to the reset value. The cursor
will then continue to be overlaid when the Y location is
reached, and will jump to the start address value when the
height counter for the upper half generates a carry.

Offsetting the reset value and changing the width of the
cursor to be different from the cursor step value allows the
right 48, 32, or 16 pixels of a larger cursor to be displayed
only. Furthermore, offsetting the reset X location off of the
left edge of the screen will allow pixel placement of the
cursor off of the screen edge.

NA:

Not Assigned - Will return the written value

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

ADR

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

ADR

NA