beautypg.com

12 pine - port e input pins address, 13 portf - port f data register, 14 ddrf - port f data direction register – Rainbow Electronics ATmega128RFA1 User Manual

Page 208: Atmega128rfa1

background image

208



8266A-MCU Wireless-12/09

ATmega128RFA1

The DDEn bit in the DDRE Register selects the direction of the PORTE pin n. If DDEn
is written logic one, PEn is configured as an output pin. If DDEn is written logic zero,
PEn is configured as an input pin.

Bit 7:0 – DDE7:0 - Port E Data Direction Register Value

14.4.12 PINE – Port E Input Pins Address

Bit

7

6

5

4

3

2

1

0

$0C ($2C)

PINE7:0

PINE

Read/Write

R

R

R

R

R

R

R

R

Initial Value

0

0

0

0

0

0

0

0

This register allows access to the PORTE pins independent of the setting of the Data
Direction bit DDEn. The port pin can be read through the PINEn Register bit, and
writing a logic one to PINEn toggles the value of PORTEn.

Bit 7:0 – PINE7:0 - Port E Input Pins Value

14.4.13 PORTF – Port F Data Register

Bit

7

6

5

4

3

2

1

0

$11 ($31)

PORTF7:0

PORTF

Read/Write

RW

RW

RW

RW

RW

RW

RW

RW

Initial Value

0

0

0

0

0

0

0

0

If PORTFn is written logic one when the PORTF pin n is configured as an input pin, the
pull-up resistor is activated. To switch the pull-up resistor off, PORTFn has to be written
logic zero or the pin has to be configured as an output pin. If PORTFn is written logic
one when the pin is configured as an output pin, the port pin is driven high (one). If
PORTFn is written logic zero when the pin is configured as an output pin, the port pin is
driven low (zero).

Bit 7:0 – PORTF7:0 - Port F Data Register Value

14.4.14 DDRF – Port F Data Direction Register

Bit

7

6

5

4

3

2

1

0

$10 ($30)

DDF7

DDF6

DDF5

DDF4

DDF3

DDF2

DDF1

DDF0

DDRF

Read/Write

RW

RW

RW

RW

RW

RW

RW

RW

Initial Value

0

0

0

0

0

0

0

0

The DDFn bit in the DDRF Register selects the direction of the PORTF pin n. If DDFn is
written logic one, PFn is configured as an output pin. If DDFn is written logic zero, PFn
is configured as an input pin.

Bit 7:0 – DDF7:0 - Port F Data Direction Register Value