33 register summary, Atmega128rfa1 – Rainbow Electronics ATmega128RFA1 User Manual
Page 496

496
8266A-MCU Wireless-12/09
ATmega128RFA1
33 Register Summary
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Page
(0x1FF)
TRXFBEND
TRXFBEND7
TRXFBEND6
TRXFBEND5
TRXFBEND4
TRXFBEND3
TRXFBEND2
TRXFBEND1
TRXFBEND0
...
(0x180)
TRXFBST
TRXFBST7
TRXFBST6
TRXFBST5
TRXFBST4
TRXFBST3
TRXFBST2
TRXFBST1
TRXFBST0
(0x17F)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x17E)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x17D)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x17C)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x17B)
TST_RX_LENGTH
RX_LENGTH7
RX_LENGTH6
RX_LENGTH5
RX_LENGTH4
RX_LENGTH3
RX_LENGTH2
RX_LENGTH1
RX_LENGTH0
(0x17A)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x179)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x178)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x177)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x176)
TST_CTRL_DIGI
Res7
Res6
Res5
Res4
TST_CTRL_DIG3 TST_CTRL_DIG2 TST_CTRL_DIG1 TST_CTRL_DIG0
(0x175)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
...
(0x173)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x172)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x171)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x170)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x16F)
CSMA_BE
MAX_BE3
MAX_BE2
MAX_BE1
MAX_BE0
MIN_BE3
MIN_BE2
MIN_BE1
MIN_BE0
(0x16E)
CSMA_SEED_1
AACK_FVN_MODE1 AACK_FVN_MODE0 AACK_SET_PD
AACK_DIS_ACK AACK_I_AM_COORD CSMA_SEED_12 CSMA_SEED_11 CSMA_SEED_10
(0x16D)
CSMA_SEED_0
CSMA_SEED_07 CSMA_SEED_06 CSMA_SEED_05 CSMA_SEED_04 CSMA_SEED_03 CSMA_SEED_02 CSMA_SEED_01 CSMA_SEED_00
(0x16C)
XAH_CTRL_0
MAX_FRAME_RETRIES3 MAX_FRAME_RETRIES2 MAX_FRAME_RETRIES1 MAX_FRAME_RETRIES0 MAX_CSMA_RETRIES2 MAX_CSMA_RETRIES1 MAX_CSMA_RETRIES0 SLOTTED_OPERATION
(0x16B)
IEEE_ADDR_7
IEEE_ADDR_77
IEEE_ADDR_76
IEEE_ADDR_75
IEEE_ADDR_74
IEEE_ADDR_73
IEEE_ADDR_72
IEEE_ADDR_71
IEEE_ADDR_70
(0x16A)
IEEE_ADDR_6
IEEE_ADDR_67
IEEE_ADDR_66
IEEE_ADDR_65
IEEE_ADDR_64
IEEE_ADDR_63
IEEE_ADDR_62
IEEE_ADDR_61
IEEE_ADDR_60
(0x169)
IEEE_ADDR_5
IEEE_ADDR_57
IEEE_ADDR_56
IEEE_ADDR_55
IEEE_ADDR_54
IEEE_ADDR_53
IEEE_ADDR_52
IEEE_ADDR_51
IEEE_ADDR_50
(0x168)
IEEE_ADDR_4
IEEE_ADDR_47
IEEE_ADDR_46
IEEE_ADDR_45
IEEE_ADDR_44
IEEE_ADDR_43
IEEE_ADDR_42
IEEE_ADDR_41
IEEE_ADDR_40
(0x167)
IEEE_ADDR_3
IEEE_ADDR_37
IEEE_ADDR_36
IEEE_ADDR_35
IEEE_ADDR_34
IEEE_ADDR_33
IEEE_ADDR_32
IEEE_ADDR_31
IEEE_ADDR_30
(0x166)
IEEE_ADDR_2
IEEE_ADDR_27
IEEE_ADDR_26
IEEE_ADDR_25
IEEE_ADDR_24
IEEE_ADDR_23
IEEE_ADDR_22
IEEE_ADDR_21
IEEE_ADDR_20
(0x165)
IEEE_ADDR_1
IEEE_ADDR_17
IEEE_ADDR_16
IEEE_ADDR_15
IEEE_ADDR_14
IEEE_ADDR_13
IEEE_ADDR_12
IEEE_ADDR_11
IEEE_ADDR_10
(0x164)
IEEE_ADDR_0
IEEE_ADDR_07
IEEE_ADDR_06
IEEE_ADDR_05
IEEE_ADDR_04
IEEE_ADDR_03
IEEE_ADDR_02
IEEE_ADDR_01
IEEE_ADDR_00
(0x163)
PAN_ID_1
PAN_ID_17
PAN_ID_16
PAN_ID_15
PAN_ID_14
PAN_ID_13
PAN_ID_12
PAN_ID_11
PAN_ID_10
(0x162)
PAN_ID_0
PAN_ID_07
PAN_ID_06
PAN_ID_05
PAN_ID_04
PAN_ID_03
PAN_ID_02
PAN_ID_01
PAN_ID_00
(0x161)
SHORT_ADDR_1
SHORT_ADDR_17 SHORT_ADDR_16 SHORT_ADDR_15 SHORT_ADDR_14 SHORT_ADDR_13 SHORT_ADDR_12 SHORT_ADDR_11 SHORT_ADDR_10
(0x160)
SHORT_ADDR_0
SHORT_ADDR_07 SHORT_ADDR_06 SHORT_ADDR_05 SHORT_ADDR_04 SHORT_ADDR_03 SHORT_ADDR_02 SHORT_ADDR_01 SHORT_ADDR_00
(0x15F)
MAN_ID_1
MAN_ID_17
MAN_ID_16
MAN_ID_15
MAN_ID_14
MAN_ID_13
MAN_ID_12
MAN_ID_11
MAN_ID_10
(0x15E)
MAN_ID_0
MAN_ID_07
MAN_ID_06
MAN_ID_05
MAN_ID_04
MAN_ID_03
MAN_ID_02
MAN_ID_01
MAN_ID_00
(0x15D)
VERSION_NUM
VERSION_NUM7 VERSION_NUM6 VERSION_NUM5 VERSION_NUM4 VERSION_NUM3 VERSION_NUM2 VERSION_NUM1 VERSION_NUM0
(0x15C)
PART_NUM
PART_NUM7
PART_NUM6
PART_NUM5
PART_NUM4
PART_NUM3
PART_NUM2
PART_NUM1
PART_NUM0
(0x15B)
PLL_DCU
PLL_DCU_START
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x15A)
PLL_CF
PLL_CF_START
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x159)
Reserved
Res7
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x158)
FTN_CTRL
FTN_START
Res6
Res5
Res4
Res3
Res2
Res1
Res0
(0x157)
XAH_CTRL_1
Res1
Res0
AACK_FLTR_RES_FT AACK_UPLD_RES_FT
Res
AACK_ACK_TIME AACK_PROM_MODE
Res
...
Reserved
(0x155)
RX_SYN
RX_PDT_DIS
Res2
Res1
Res0
RX_PDT_LEVEL3 RX_PDT_LEVEL2 RX_PDT_LEVEL1 RX_PDT_LEVEL0
...
Reserved
(0x152)
XOSC_CTRL
XTAL_MODE3
XTAL_MODE2
XTAL_MODE1
XTAL_MODE0
XTAL_TRIM3
XTAL_TRIM2
XTAL_TRIM1
XTAL_TRIM0
(0x151)
BATMON
BAT_LOW
BAT_LOW_EN
BATMON_OK
BATMON_HR
BATMON_VTH3
BATMON_VTH2
BATMON_VTH1
BATMON_VTH0
(0x150)
VREG_CTRL
AVREG_EXT
AVDD_OK
Res5
Res4
Res3
DVDD_OK
Res1
Res0
(0x14F)
IRQ_STATUS
AWAKE
TX_END
AMI
CCA_ED_DONE
RX_END
RX_START
PLL_UNLOCK
PLL_LOCK
(0x14E)
IRQ_MASK
AWAKE_EN
TX_END_EN
AMI_EN
CCA_ED_DONE_EN
RX_END_EN
RX_START_EN PLL_UNLOCK_EN PLL_LOCK_EN
(0x14D)
ANT_DIV
ANT_SEL
Res2
Res1
Res0
ANT_DIV_EN
ANT_EXT_SW_EN
ANT_CTRL1
ANT_CTRL0
(0x14C)
TRX_CTRL_2
RX_SAFE_MODE
Res4
Res3
Res2
Res1
Res0
OQPSK_DATA_RATE1 OQPSK_DATA_RATE0
(0x14B)
SFD_VALUE
SFD_VALUE7
SFD_VALUE6
SFD_VALUE5
SFD_VALUE4
SFD_VALUE3
SFD_VALUE2
SFD_VALUE1
SFD_VALUE0
(0x14A)
RX_CTRL
Res7
Res6
Res5
Res4
PDT_THRES3
PDT_THRES2
PDT_THRES1
PDT_THRES0
(0x149)
CCA_THRES
CCA_CS_THRES3 CCA_CS_THRES2 CCA_CS_THRES1 CCA_CS_THRES0 CCA_ED_THRES3 CCA_ED_THRES2 CCA_ED_THRES1 CCA_ED_THRES0
(0x148)
PHY_CC_CCA
CCA_REQUEST
CCA_MODE1
CCA_MODE0
CHANNEL4
CHANNEL3
CHANNEL2
CHANNEL1
CHANNEL0
(0x147)
PHY_ED_LEVEL
ED_LEVEL7
ED_LEVEL6
ED_LEVEL5
ED_LEVEL4
ED_LEVEL3
ED_LEVEL2
ED_LEVEL1
ED_LEVEL0
(0x146)
PHY_RSSI
RX_CRC_VALID
RND_VALUE1
RND_VALUE0
RSSI4
RSSI3
RSSI2
RSSI1
RSSI0
(0x145)
PHY_TX_PWR
PA_BUF_LT1
PA_BUF_LT0
PA_LT1
PA_LT0
TX_PWR3
TX_PWR2
TX_PWR1
TX_PWR0