beautypg.com

Delta Electronics Programmable Logic Controller DVP-PLC User Manual

Page 313

background image

7 Application Instructions API 50-99

D V P - P L C A P P L I C AT I O N M A N U A L

7-29

3. Flags and special registers for EH/EH2/SV series MPU:

M1010: (EH/EH2/SV) When On, CH0, CH1, CH2 and CH3 will output pulses at END instruction. Off when

the output starts.

M1029: (EH/EH2/SV) On when CH0 pulse output is completed.

M1030: (EH/EH2/SV) On when CH1 pulse output is completed.

M1036: (EH2/SV) On when CH2 pulse output is completed.

M1037: (EH2/SV) On when CH3 pulse output is completed.

M1334: (EH/EH2/SV) CH0 pulse output pauses.

M1335: (EH/EH2/SV) CH1 pulse output pauses.

M1520: (EH2/SV) CH2 pulse output pauses.

M1521: (EH2/SV) CH3 pulse output pauses.

M1336: (EH/EH2/SV) CH0 pulse output has been sent.

M1337: (EH/EH2/SV) CH1 pulse output has been sent.

M1522: (EH2/SV) CH2 pulse output has been sent.

M1523: (EH2/SV) CH3 pulse output has been sent.

M1338: (EH/EH2/SV) CH0 offset pulses enabled.

M1339: (EH/EH2/SV) CH1 offset pulses enabled.

M1340: (EH/EH2/SV) I110 interruption occurs after CH0 pulse output is completed.

M1341: (EH/EH2/SV) I120 interruption after occurs CH1 pulse output is completed.

M1342: (EH/EH2/SV) I130 interruption occurs when CH0 pulse output is sending.

M1343: (EH/EH2/SV) I140 interruption occurs when CH0 pulse output is sending.

M1344: (EH/EH2/SV) CH0 pulse compensation enabled.

M1345: (EH/EH2/SV) CH1 pulse compensation enabled.

M1347: (EH/EH2/SV) CH0 pulse output reset flag

M1348: (EH/EH2/SV) CH1 pulse output reset flag

M1524: (EH2/SV) CH2 pulse output reset flag

M1525: (EH2/SV) CH3 pulse output reset flag

D1220: (EH/EH2/SV) Phase setting of CH0 (Y0, Y1): D1220 determines the phase by the last two bits;

other bits are invalid.

1. K0: Y0 output
2. K1: Y0, Y1 AB-phase output; A ahead of B.
3. K2: Y0, Y1 AB-phase output; B ahead of A.
4. K3: Y1 output

D1221: (EH/EH2/SV) Phase setting of CH1 (Y2, Y3): D1221 determines the phase by the last two bits;

other bits are invalid.

1. K0: Y2 output
2. K1: Y2, Y3 AB-phase output; A ahead of B.
3. K2: Y2, Y3 AB-phase output; B ahead of A.
4. K3: Y3 output