beautypg.com

4 port d – Renesas SH7641 User Manual

Page 899

background image

Section 23 I/O Ports

Rev. 4.00 Sep. 14, 2005 Page 849 of 982

REJ09B0023-0400

Table 23.3 Port C Data Register (PCDR) Read/Write Operations

PCnMD2 PCnMD1 Pin

State

Read

Write

0

0

Input

Pin state

Data is written to PCDR, but does not affect
pin state.

1

Output

PCDR value Data is written to PCDR and the value is

output from the pin.

1 0 Reserved

1

Other functions Pin state

Data is written to PCDR, but does not affect
pin state.

(n = 0 to 15)

23.4 Port

D

Port D comprises a 16-bit input/output port with the pin configuration shown in figure 23.4. Each
pin is controlled by the port D control register (PDCR) in the PFC.

Port D

PTD15 (input/output)/D31 (input/output)

PTD14 (input/output)/D30 (input/output)

PTD13 (input/output)/D29 (input/output)

PTD12 (input/output)/D28 (input/output)

PTD11 (input/output)/D27 (input/output)

PTD10 (input/output)/D26 (input/output)

PTD9 (input/output)/D25 (input/output)

PTD8 (input/output)/D24 (input/output)

PTD7 (input/output)/D23 (input/output)

PTD6 (input/output)/D22 (input/output)

PTD5 (input/output)/D21 (input/output)

PTD4 (input/output)/D20 (input/output)

PTD3 (input/output)/D19 (input/output)

PTD2 (input/output)/D18 (input/output)

PTD1 (input/output)/D17 (input/output)

PTD0 (input/output)/D16 (input/output)

Figure 23.4 Port D

This manual is related to the following products: