beautypg.com

Renesas SH7641 User Manual

Page 388

background image

Section 12 Bus State Controller (BSC)

Rev. 4.00 Sep. 14, 2005 Page 338 of 982

REJ09B0023-0400

A14

A1

CKE

CKIO

CSn

RASU
CASU

RASL
CASL

RD/

WR

D15

D16

DQMLU

DQMLL

64M SDRAM

(1M

× 16-bit × 4-bank)

A13

A0

CKE

CLK
CS

RAS
CAS
WE
I/O15

I/O0

DQMU

DQML

. . .

. . .

. . .

. . .

A13

A0

CKE

CLK
CS

RAS
CAS
WE
I/O15

I/O0

DQMU

DQML

. . .

. . .

This LSI

Figure 12.17 Example of 16-Bit Data Width SDRAM Connection

(

RASU and CASU are Used)

This manual is related to the following products: