beautypg.com

Table 8-66, Glue logic fpga code version, Table 8-67 – Artesyn ATCA-8310 Installation and Use (May 2014) User Manual

Page 295: Serial line routing register, Cpld and fpga

background image

CPLD and FPGA

ATCA-8310 Installation and Use (6806800M72E)

295

8.2.2.3.2 Glue Logic FPGA Code Version

8.2.2.3.3 Serial Line Routing Register

See

Chapter 8, Serial Redirection, on page 365

for serial routing details.

Table 8-66 Glue Logic FPGA Code Version

Address: 0x02 -0x03


Bit
Description

Default

Access

14:0

FPGA Code Version. Incremented with each new version.

1

r

15

FPGA Configuration image. Show currently loaded FPGA image.
0: Working
1: Golden

0

r

Table 8-67 Serial Line Routing Register

Address: 0x04

Bit
Description

Default

Access

0

Level of IPMC Signal COM_ROUTE_A

Ext.

r

1

Level of IPMC Signal COM_ROUTE_B

Ext.

r

2

Level of IPMC Signal COM_ROUTE_C.
See also Chapter 1.2.15.3 SPP COM1 Serial Routing

Ext.

r

7:3

Reserved

0

r

This manual is related to the following products:
See also other documents in the category Artesyn Equipment: