beautypg.com

NEC Network Controller uPD98502 User Manual

Page 243

background image

CHAPTER 4 ATM CELL PROCESSOR

Preliminary User’s Manual S15543EJ1V0UM

243

4.4.10 A_MSA0 to A_MSA3 (Mailbox Start Address Register)

A_MSA0 to A_MSA3 shows start address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox

(Mailbox2 and Mailbox3) respectively. Initial value is all zero.

Bits

Field

R/W

Default

Description

31:0

A_MSA0

R/W

0

Start address of Mailbox0

Bits

Field

R/W

Default

Description

31:0

A_MSA1

R/W

0

Start address of Mailbox1

Bits

Field

R/W

Default

Description

31:0

A_MSA2

R/W

0

Start address of Mailbox2

Bits

Field

R/W

Default

Description

31:0

A_MSA3

R/W

0

Start address of Mailbox3

4.4.11 A_MBA0 to A_MBA3 (Mailbox Bottom Address Register)

A_MBA0 to A_MBA3 shows bottom address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit mailbox

(Mailbox2 and Mailbox3) respectively. Initial value is all zero.

Bits

Field

R/W

Default

Description

31:0

A_MBA0

R/W

0

Bottom address of Mailbox0

Bits

Field

R/W

Default

Description

31:0

A_MBA1

R/W

0

Bottom address of Mailbox1

Bits

Field

R/W

Default

Description

31:0

A_MBA2

R/W

0

Bottom address of Mailbox2

Bits

Field

R/W

Default

Description

31:0

A_MBA3

R/W

0

Bottom address of Mailbox3

4.4.12 A_MTA0 to A_MTA3 (Mailbox Tail Address Register)

A_MTA0 to A_MTA3 shows tail address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox

(Mailbox2 and Mailbox3) respectively. Initial value is zero.

Bits

Field

R/W

Default

Description

31:0

A_MTA0

R/W

0

Tail address of Mailbox0

Bits

Field

R/W

Default

Description

31:0

A_MTA1

R/W

0

Tail address of Mailbox1

Bits

Field

R/W

Default

Description

31:0

A_MTA2

R/W

0

Tail address of Mailbox2

Bits

Field

R/W

Default

Description

31:0

A_MTA3

R/W

0

Tail address of Mailbox3