beautypg.com

NEC Network Controller uPD98502 User Manual

Page 144

background image

CHAPTER 2 V

R

4120A

144

Preliminary User’s Manual S15543EJ1V0UM

2.5.4.3 Priority of exceptions

While more than one exception can occur for a single instruction, only the exception with the highest priority is

reported. Table 2-38 lists the priorities.

Table 2-38. Exception Priority Order

High


















Low

Cold Reset

Soft Reset

NMI

Address Error (instruction fetch)

TLB/XTLB Refill (instruction fetch)

TLB Invalid (instruction fetch)

Bus Error (instruction fetch)

System Call

Breakpoint

Coprocessor Unusable

Reserved Instruction

Trap

Integer Overflow

Address Error (data access)

TLB/XTLB Refill (data access)

TLB Invalid (data access)

TLB Modified (data write)

Watch

Bus Error (data access)

Interrupt (other than NMI)

Hereafter, handling exceptions by hardware is referred to as "process", and handling exception by software is

referred to as "service".