beautypg.com

NEC Network Controller uPD98502 User Manual

Page 111

background image

CHAPTER 2 V

R

4120A

Preliminary User’s Manual S15543EJ1V0UM

111

Figure 2-30. Kernel Mode Address Space

32-bit mode

Note 1

0.5 Gbytes with

TLB mapping

0.5 Gbytes with

TLB mapping

0.5 Gbytes without

TLB mapping

uncacheable

64-bit mode

DFFF_ FFFFH

E000_ 0000H

C000_ 0000H

FFFF_ FFFFH

FFFF_ FFFF_ FFFF_ FFFFH

kuseg

kseg0

kseg1

ksseg

kseg3

7FFF_FFFFH

0000_0000H

8000_ 0000H

xkuseg

xksseg

xkphys

xkseg

ckseg0

ckseg1

ckseg

cksseg

BFFF_FFFFH

FFFF_ FFFF_ 9FFF_ FFFFH

FFFF_ FFFF_ A000_ 0000H

0.5 Gbytes without

TLB mapping

cacheable

2 Gbytes with TLB

mapping

FFFF_ FFFF_ E000_ 0000H

FFFF_ FFFF_ DFFF_ FFFFH

FFFF_ FFFF_ C000_ 0000H

FFFF_ FFFF_ BFFF_ FFFFH

FFFF_ FFFF_ 7FFF_ FFFFH

FFFF_ FFFF_ 8000_ 0000H

C000_ 00FF_ 7FFF_ FFFFH

C000_ 00FF_ 8000_ 0000H

0.5 Gbytes with

TLB mapping

0.5 Gbytes with

TLB mapping

0.5 Gbytes without

TLB mapping

uncacheable

0.5 Gbytes without

TLB mapping

cacheable

Note 2

Address error

With TLB mapping

Without TLB mapping

Address error

1 Tbyte with TLB

mapping

Address error

1 Tbyte with TLB

mapping

4000_ 00FF_ FFFF_ FFFFH

4000_ 0100_ 0000_ 0000H

C000_ 0000_ 0000_ 0000H

BFFF_ FFFF_ FFFF_ FFFFH

8000_ 0000_ 0000_ 0000H

7FFF_ FFFF_ FFFF_ FFFFH

3FFF_ FFFF_ FFFF_ FFFFH

4000_ 0000_ 0000_ 0000H

0000_ 0000_ 0000_ 0000H

0000_ 00FF_ FFFF_ FFFFH

0000_ 0100_ 0000_ 0000H

A000_ 0000H

9FFF_FFFFH

Notes 1.

The V

R

4120A uses 64-bit addresses within it. For 32-bit mode addressing, bit 31 is sign-extended to

bits 32 to 63, and the resulting 32 bits are used for addressing. Usually, a 64-bit instruction is used for
the program in 32-bit mode.

2.

The K0 field of the Config register controls cacheability of kseg0 and ckseg0.