NXP Semiconductors LPC24XX UM10237 - Manual (Page 325)

UM10237_4 © NXP B.V. 2009. All rights reserved.
User manual Rev. 04 — 26 August 2009 325 of 792
NXP Semiconductors
UM10237
Chapter 12: LPC24XX LCD controller
9. LCD panel signal usage
(1) Polarities may vary for some displays.
Fig 44. Vertical timing for TFT displays
LCD_TIMV (VSW)
LCDENA
(data enable)
LCD_TIMV (VBP) LCD_TIMV(LPP) LCD_TIMV (VFP)
LCDFP
(vertical synch
pulse)
back porch
(defined in line clocks)
front porch
(defined in line clocks)
pixel data
and horizontal
control signals
for one frame
one frame
all horizontal lines for one frame
see horizontal timing for TFT displays
data enable
LCDDCLK
(panel clock)
panel data clock active
Table 286. LCD panel connections for STN single panel mode
External pin 4-bit mono STN single panel 8-bit mono STN single panel Color STN single panel
LPC2478 pin
used LCD function LPC2478 pin
used LCD function LPC2478 pin
used LCD function
LCDVD[23] - - - - - -
LCDVD[22] - - - - - -
LCDVD[21] - - - - - -
LCDVD[20] - - - - - -
LCDVD[19] - - - - - -
LCDVD[18] - - - - - -
LCDVD[17] - - - - - -
LCDVD[16] - - - - - -
LCDVD[15] - - - - - -
LCDVD[14] - - - - - -
LCDVD[13] - - - - - -
LCDVD[12] - - - - - -
LCDVD[11] - - - - - -
LCDVD[10] - - - - - -
LCDVD[9] - - - - - -