NXP Semiconductors LPC24XX UM10237 Instruction Manuals and User Guides
We have 1 Instruction Manual and User Guide for LPC24XX UM10237 NXP Semiconductors
Manuals 
| Recognized languages: | English |
|---|---|
| Pages: | 792 |
| Size: | 4.71 MB |
Show table of contents
Document Outline
- Chapter 1: LPC24XX Introductory information
- 1. Introduction
- 2. How to read this manual
- 3. LPC2400 features
- 4. Applications
- 5. Ordering options
- 6. Architectural overview
- 7. On-chip flash programming memory (LPC2458/68/78)
- 8. On-chip SRAM
- 9. LPC2458 block diagram
- 10. LPC2420/60 block diagram
- 11. LPC2468 block diagram
- 12. LPC2470 block diagram
- 13. LPC2478 block diagram
- Chapter 2: LPC24XX Memory mapping
- Chapter 3: LPC24XX System control
- Chapter 4: LPC24XX Clocking and power control
- Chapter 5: LPC24XX External Memory Controller (EMC)
- 1. How to read this chapter
- 2. Basic configuration
- 3. Introduction
- 4. Features
- 5. EMC functional description
- 6. Low-power operation
- 7. Memory bank select
- 8. Reset
- 9. Pin description
- 10. Register description
- 10.1 EMC Control register (EMCControl - 0xFFE0 8000)
- 10.2 EMC Status register (EMCStatus - 0xFFE0 8004)
- 10.3 EMC Configuration register (EMCConfig - 0xFFE0 8008)
- 10.4 Dynamic Memory Control register (EMCDynamicControl - 0xFFE0 8020)
- 10.5 Dynamic Memory Refresh Timer register (EMCDynamicRefresh - 0xFFE0 8024)
- 10.6 Dynamic Memory Read Configuration register (EMCDynamicReadConfig - 0xFFE0 8028)
- 10.7 Dynamic Memory Percentage Command Period register (EMCDynamictRP - 0xFFE0 8030)
- 10.8 Dynamic Memory Active to Precharge Command Period register (EMCDynamictRAS - 0xFFE0 8034)
- 10.9 Dynamic Memory Self-refresh Exit Time register (EMCDynamictSREX - 0xFFE0 8038)
- 10.10 Dynamic Memory Last Data Out to Active Time register (EMCDynamictAPR - 0xFFE0 803C)
- 10.11 Dynamic Memory Data-in to Active Command Time register (EMCDynamictDAL - 0xFFE0 8040)
- 10.12 Dynamic Memory Write Recovery Time register (EMCDynamictWR - 0xFFE0 8044)
- 10.13 Dynamic Memory Active to Active Command Period register (EMCDynamictRC - 0xFFE0 8048)
- 10.14 Dynamic Memory Auto-refresh Period register (EMCDynamictRFC - 0xFFE0 804C)
- 10.15 Dynamic Memory Exit Self-refresh register (EMCDynamictXSR - 0xFFE0 8050)
- 10.16 Dynamic Memory Active Bank A to Active Bank B Time register (EMCDynamictRRD - 0xFFE0 8054)
- 10.17 Dynamic Memory Load Mode register to Active Command Time (EMCDynamictMRD - 0xFFE0 8058)
- 10.18 Static Memory Extended Wait register (EMCStaticExtendedWait - 0xFFE0 8080)
- 10.19 Dynamic Memory Configuration registers (EMCDynamicConfig0-3 - 0xFFE0 8100, 120, 140, 160)
- 10.20 Dynamic Memory RAS & CAS Delay registers (EMCDynamicRASCAS0-3 - 0xFFE0 8104, 124, 144, 164)
- 10.21 Static Memory Configuration registers (EMCStaticConfig0-3 - 0xFFE0 8200, 220, 240, 260)
- 10.22 Static Memory Write Enable Delay registers (EMCStaticWaitWen0-3 - 0xFFE0 8204, 224, 244 ,264)
- 10.23 Static Memory Output Enable Delay registers (EMCStaticWaitOen0-3 - 0xFFE0 8208, 228, 248, 268)
- 10.24 Static Memory Read Delay registers (EMCStaticWaitRd0-3 - 0xFFE0 820C, 22C, 24C, 26C)
- 10.25 Static Memory Page Mode Read Delay registers (EMCStaticwaitPage0-3 - 0xFFE0 8210, 230, 250, 270)
- 10.26 Static Memory Write Delay registers (EMCStaticWaitwr0-3 - 0xFFE0 8214, 234, 254, 274)
- 10.27 Static Memory Turn Round Delay registers (EMCStaticWaitTurn0-3 - 0xFFE0 8218, 238, 258, 278)
- 11. External memory interface
- Chapter 6: LPC24XX Memory Accelerator Module (MAM)
- Chapter 7: LPC24XX Vectored Interrupt Controller (VIC)
- 1. Features
- 2. Description
- 3. Register description
- 3.1 Software Interrupt Register (VICSoftInt - 0xFFFF F018)
- 3.2 Software Interrupt Clear Register (VICSoftIntClear - 0xFFFF F01C)
- 3.3 Raw Interrupt Status Register (VICRawIntr - 0xFFFF F008)
- 3.4 Interrupt Enable Register (VICIntEnable - 0xFFFF F010)
- 3.5 Interrupt Enable Clear Register (VICIntEnClear - 0xFFFF F014)
- 3.6 Interrupt Select Register (VICIntSelect - 0xFFFF F00C)
- 3.7 IRQ Status Register (VICIRQStatus - 0xFFFF F000)
- 3.8 FIQ Status Register (VICFIQStatus - 0xFFFF F004)
- 3.9 Vector Address Registers 0-31 (VICVectAddr0-31 - 0xFFFF F100 to 17C)
- 3.10 Vector Priority Registers 0-31 (VICVectPriority0-31 - 0xFFFF F200 to 27C)
- 3.11 Vector Address Register (VICAddress - 0xFFFF FF00)
- 3.12 Software Priority Mask Register (VICSWPriorityMask - 0xFFFF F024)
- 3.13 Protection Enable Register (VICProtection - 0xFFFF F020)
- 4. Interrupt sources
- Chapter 8: LPC24XX Pin configuration
- Chapter 9: LPC24XX Pin connect
- 1. How to read this chapter
- 2. Description
- 3. Pin function select register values
- 4. Pin mode select register values
- 5. Register description
- 5.1 Pin Function Select register 0 (PINSEL0 - 0xE002 C000)
- 5.2 Pin Function Select Register 1 (PINSEL1 - 0xE002 C004)
- 5.3 Pin Function Select register 2 (PINSEL2 - 0xE002 C008)
- 5.4 Pin Function Select Register 3 (PINSEL3 - 0xE002 C00C)
- 5.5 Pin Function Select Register 4 (PINSEL4 - 0xE002 C010)
- 5.6 Pin Function Select Register 5 (PINSEL5 - 0xE002 C014)
- 5.7 Pin Function Select Register 6 (PINSEL6 - 0xE002 C018)
- 5.8 Pin Function Select Register 7 (PINSEL7 - 0xE002 C01C)
- 5.9 Pin Function Select Register 8 (PINSEL8 - 0xE002 C020)
- 5.10 Pin Function Select Register 9 (PINSEL9 - 0xE002 C024)
- 5.11 Pin Function Select Register 10 (PINSEL10 - 0xE002 C028)
- 5.12 Pin Function Select Register 11 (PINSEL11 - 0xE002 C02C)
- 5.13 Pin Mode select register 0 (PINMODE0 - 0xE002 C040)
- 5.14 Pin Mode select register 1 (PINMODE1 - 0xE002 C044)
- 5.15 Pin Mode select register 2 (PINMODE2 - 0xE002 C048)
- 5.16 Pin Mode select register 3 (PINMODE3 - 0xE002 C04C)
- 5.17 Pin Mode select register 4 (PINMODE4 - 0xE002 C050)
- 5.18 Pin Mode select register 5 (PINMODE5 - 0xE002 C054)
- 5.19 Pin Mode select register 6 (PINMODE6 - 0xE002 C058)
- 5.20 Pin Mode select register 7 (PINMODE7 - 0xE002 C05C)
- 5.21 Pin Mode select register 8 (PINMODE8 - 0xE002 C060)
- 5.22 Pin Mode select register 9 (PINMODE9 - 0xE002 C064)
- Chapter 10: LPC24XX General Purpose Input/Output (GPIO)
- 1. How to read this chapter
- 2. Basic configuration
- 3. Features
- 4. Applications
- 5. Pin description
- 6. Register description
- 6.1 GPIO port Direction register IODIR and FIODIR(IO[0/1]DIR - 0xE002 80[0/1]8 and FIO[0/1/2/3/4]DIR - 0x3FFF C0[0/2/4/6/8]0)
- 6.2 GPIO port output Set register IOSET and FIOSET(IO[0/1]SET - 0xE002 80[0/1]4 and FIO[0/1/2/3/4]SET - 0x3FFF C0[1/3/5/7/9]8)
- 6.3 GPIO port output Clear register IOCLR and FIOCLR (IO[0/1]CLR - 0xE002 80[0/1]C and FIO[0/1/2/3/4]CLR - 0x3FFF C0[1/3/5/7/9]C)
- 6.4 GPIO port Pin value register IOPIN and FIOPIN (IO[0/1]PIN - 0xE002 80[0/1]0 and FIO[0/1/2/3/4]PIN - 0x3FFF C0[1/3/5/7/9]4)
- 6.5 Fast GPIO port Mask register FIOMASK(FIO[0/1/2/3/4]MASK - 0x3FFF C0[1/3/5/7/9]0)
- 6.6 GPIO interrupt registers
- 7. GPIO usage notes
- Chapter 11: LPC24XX Ethernet
- 1. How to read this chapter
- 2. Basic configuration
- 3. Introduction
- 4. Features
- 5. Ethernet architecture
- 6. Pin description
- 7. Register description
- 8. Descriptor and status formats
- 9. Ethernet block functional description
- 9.1 Overview
- 9.2 AHB interface
- 9.3 Interrupts
- 9.4 Direct Memory Access (DMA)
- 9.5 Initialization
- 9.6 Transmit process
- 9.7 Receive process
- 9.8 Transmission retry
- 9.9 Status hash CRC calculations
- 9.10 Duplex modes
- 9.11 IEE 802.3/Clause 31 flow control
- 9.12 Half-Duplex mode backpressure
- 9.13 Receive filtering
- 9.14 Power management
- 9.15 Wake-up on LAN
- 9.16 Enabling and disabling receive and transmit
- 9.17 Transmission padding and CRC
- 9.18 Huge frames and frame length checking
- 9.19 Statistics counters
- 9.20 MAC status vectors
- 9.21 Reset
- 9.22 Ethernet errors
- 9.23 AHB bandwidth
- 9.24 CRC calculation
- Chapter 12: LPC24XX LCD controller
- 1. How to read this chapter
- 2. Basic configuration
- 3. Introduction
- 4. Features
- 5. Pin description
- 6. LCD controller functional description
- 6.1 AHB interfaces
- 6.2 Dual DMA FIFOs and associated control logic
- 6.3 Pixel serializer
- 6.4 RAM palette
- 6.5 Hardware cursor
- 6.6 Gray scaler
- 6.7 Upper and lower panel formatters
- 6.8 Panel clock generator
- 6.9 Timing controller
- 6.10 STN and TFT data select
- 6.11 Interrupt generation
- 6.12 LCD power-up and power-down sequence
- 7. Register description
- 7.1 LCD Configuration register (LCD_CFG, RW - 0xE01F C1B8)
- 7.2 Horizontal Timing register (LCD_TIMH, RW - 0xFFE1 0000)
- 7.3 Vertical Timing register (LCD_TIMV, RW - 0xFFE1 0004)
- 7.4 Clock and Signal Polarity register (LCD_POL, RW - 0xFFE1 0008)
- 7.5 Line End Control register (LCD_LE, RW - 0xFFE1 000C)
- 7.6 Upper Panel Frame Base Address register (LCD_UPBASE, RW - 0xFFE1 0010)
- 7.7 Lower Panel Frame Base Address register (LCD_LPBASE, RW - 0xFFE1 0014)
- 7.8 LCD Control register (LCD_CTRL, RW - 0xFFE1 0018)
- 7.9 Interrupt Mask register (LCD_INTMSK, RW - 0xFFE1 001C)
- 7.10 Raw Interrupt Status register (LCD_INTRAW, RW - 0xFFE1 0020)
- 7.11 Masked Interrupt Status register (LCD_INTSTAT, RW - 0xFFE1 0024)
- 7.12 Interrupt Clear register (LCD_INTCLR, RW - 0xFFE1 0028)
- 7.13 Upper Panel Current Address register (LCD_UPCURR, RW - 0xFFE1 002C)
- 7.14 Lower Panel Current Address register (LCD_LPCURR, RW - 0xFFE1 0030)
- 7.15 Color Palette registers (LCD_PAL, RW - 0xFFE1 0200 to 0xFFE1 03FC)
- 7.16 Cursor Image registers (CRSR_IMG, RW - 0xFFE1 0800 to 0xFFE1 0BFC)
- 7.17 Cursor Control register (CRSR_CTRL, RW - 0xFFE1 0C00)
- 7.18 Cursor Configuration register (CRSR_CFG, RW - 0xFFE1 0C04)
- 7.19 Cursor Palette register 0 (CRSR_PAL0, RW - 0xFFE1 0C08)
- 7.20 Cursor Palette register 1 (CRSR_PAL1, RW - 0xFFE1 0C0C)
- 7.21 Cursor XY Position register (CRSR_XY, RW - 0xFFE1 0C10)
- 7.22 Cursor Clip Position register (CRSR_CLIP, RW - 0xFFE1 0C14)
- 7.23 Cursor Interrupt Mask register (CRSR_INTMSK, RW - 0xFFE1 0C20)
- 7.24 Cursor Interrupt Clear register (CRSR_INTCLR, RW - 0xFFE1 0C24)
- 7.25 Cursor Raw Interrupt Status register (CRSR_INTRAW, RW - 0xFFE1 0C28)
- 7.26 Cursor Masked Interrupt Status register (CRSR_INTSTAT, RW - 0xFFE1 0C2C)
- 8. LCD timing diagrams
- 9. LCD panel signal usage
- Chapter 13: LPC24XX USB device controller
- 1. Basic configuration
- 2. Introduction
- 3. Features
- 4. Fixed endpoint configuration
- 5. Functional description
- 6. Operational overview
- 7. Pin description
- 8. Clocking and power management
- 9. Register description
- 10. Interrupt handling
- 11. Serial interface engine command description
- 11.1 Set Address (Command: 0xD0, Data: write 1 byte)
- 11.2 Configure Device (Command: 0xD8, Data: write 1 byte)
- 11.3 Set Mode (Command: 0xF3, Data: write 1 byte)
- 11.4 Read Current Frame Number (Command: 0xF5, Data: read 1 or 2 bytes)
- 11.5 Read Test Register (Command: 0xFD, Data: read 2 bytes)
- 11.6 Set Device Status (Command: 0xFE, Data: write 1 byte)
- 11.7 Get Device Status (Command: 0xFE, Data: read 1 byte)
- 11.8 Get Error Code (Command: 0xFF, Data: read 1 byte)
- 11.9 Read Error Status (Command: 0xFB, Data: read 1 byte)
- 11.10 Select Endpoint (Command: 0x00 - 0x1F, Data: read 1 byte (optional))
- 11.11 Select Endpoint/Clear Interrupt (Command: 0x40 - 0x5F, Data: read 1 byte)
- 11.12 Set Endpoint Status (Command: 0x40 - 0x55, Data: write 1 byte (optional))
- 11.13 Clear Buffer (Command: 0xF2, Data: read 1 byte (optional))
- 11.14 Validate Buffer (Command: 0xFA, Data: none)
- 12. USB device controller initialization
- 13. Slave mode operation
- 14. DMA operation
- 15. Double buffered endpoint operation
- Chapter 14: LPC24XX USB Host controller
- Chapter 15: LPC24XX USB OTG controller
- 1. Basic configuration
- 2. Introduction
- 3. Features
- 4. Architecture
- 5. Modes of operation
- 6. Pin configuration
- 7. Register description
- 7.1 USB Interrupt Status Register (USBIntSt - 0xE01F C1C0)
- 7.2 OTG Interrupt Status Register (OTGIntSt - 0xE01F C100)
- 7.3 OTG Interrupt Enable Register (OTGIntEn - 0xFFE0 C104)
- 7.4 OTG Interrupt Set Register (OTGIntSet - 0xFFE0 C20C)
- 7.5 OTG Interrupt Clear Register (OTGIntClr - 0xFFE0 C10C)
- 7.6 OTG Status and Control Register (OTGStCtrl - 0xFFE0 C110)
- 7.7 OTG Timer Register (OTGTmr - 0xFFE0 C114)
- 7.8 OTG Clock Control Register (OTGClkCtrl - 0xFFE0 CFF4)
- 7.9 OTG Clock Status Register (OTGClkSt - 0xFFE0 CFF8)
- 7.10 I2C Receive Register (I2C_RX - 0xFFE0 C300)
- 7.11 I2C Transmit Register (I2C_TX - 0xFFE0 C300)
- 7.12 I2C Status Register (I2C_STS - 0xFFE0 C304)
- 7.13 I2C Control Register (I2C_CTL - 0xFFE0 C308)
- 7.14 I2C Clock High Register (I2C_CLKHI - 0xFFE0 C30C)
- 7.15 I2C Clock Low Register (I2C_CLKLO - 0xFFE0 C310)
- 7.16 Interrupt handling
- 8. HNP support
- 9. Clocking and power management
- 10. USB OTG controller initialization
- Chapter 16: LPC24XX UART0/2/3
- 1. Basic configuration
- 2. Features
- 3. Pin description
- 4. Register description
- 4.1 UARTn Receiver Buffer Register (U0RBR - 0xE000 C000, U2RBR - 0xE007 8000, U3RBR - 0xE007 C000 when DLAB = 0, Read Only)
- 4.2 UARTn Transmit Holding Register (U0THR - 0xE000 C000, U2THR - 0xE007 8000, U3THR - 0xE007 C000 when DLAB = 0, Write Only)
- 4.3 UARTn Divisor Latch LSB Register (U0DLL - 0xE000 C000, U2DLL - 0xE007 8000, U3DLL - 0xE007 C000 when DLAB = 1) and UARTn Divisor Latch MSB Register (U0DLM - 0xE000 C004, U2DLL - 0xE007 8004, U3DLL - 0xE007 C004 when DLAB = 1)
- 4.4 UARTn Interrupt Enable Register (U0IER - 0xE000 C004, U2IER - 0xE007 8004, U3IER - 0xE007 C004 when DLAB = 0)
- 4.5 UARTn Interrupt Identification Register (U0IIR - 0xE000 C008, U2IIR - 0xE007 8008, U3IIR - 0x7008 C008, Read Only)
- 4.6 UARTn FIFO Control Register (U0FCR - 0xE000 C008, U2FCR - 0xE007 8008, U3FCR - 0xE007 C008, Write Only)
- 4.7 UARTn Line Control Register (U0LCR - 0xE000 C00C, U2LCR - 0xE007 800C, U3LCR - 0xE007 C00C)
- 4.8 UARTn Line Status Register (U0LSR - 0xE000 C014, U2LSR - 0xE007 8014, U3LSR - 0xE007 C014, Read Only)
- 4.9 UARTn Scratch Pad Register (U0SCR - 0xE000 C01C, U2SCR - 0xE007 801C U3SCR - 0xE007 C01C)
- 4.10 UARTn Auto-baud Control Register (U0ACR - 0xE000 C020, U2ACR - 0xE007 8020, U3ACR - 0xE007 C020)
- 4.11 IrDA Control Register for UART3 Only (U3ICR - 0xE007 C024)
- 4.12 UARTn Fractional Divider Register (U0FDR - 0xE000 C028, U2FDR - 0xE007 8028, U3FDR - 0xE007 C028)
- 4.13 UARTn Transmit Enable Register (U0TER - 0xE000 C030, U2TER - 0xE007 8030, U3TER - 0xE007 C030)
- 5. Architecture
- Chapter 17: LPC24XX UART1
- 1. Basic configuration
- 2. Features
- 3. Pin description
- 4. Register description
- 4.1 UART1 Receiver Buffer Register (U1RBR - 0xE001 0000, when DLAB = 0 Read Only)
- 4.2 UART1 Transmitter Holding Register (U1THR - 0xE001 0000 when DLAB = 0, Write Only)
- 4.3 UART1 Divisor Latch LSB and MSB Registers (U1DLL - 0xE001 0000 and U1DLM - 0xE001 0004, when DLAB = 1)
- 4.4 UART1 Interrupt Enable Register (U1IER - 0xE001 0004, when DLAB = 0)
- 4.5 UART1 Interrupt Identification Register (U1IIR - 0xE001 0008, Read Only)
- 4.6 UART1 FIFO Control Register (U1FCR - 0xE001 0008, Write Only)
- 4.7 UART1 Line Control Register (U1LCR - 0xE001 000C)
- 4.8 UART1 Modem Control Register (U1MCR - 0xE001 0010)
- 4.9 Auto-flow control
- 4.10 Auto-CTS
- 4.11 UART1 Line Status Register (U1LSR - 0xE001 0014, Read Only)
- 4.12 UART1 Modem Status Register (U1MSR - 0xE001 0018)
- 4.13 UART1 Scratch Pad Register (U1SCR - 0xE001 001C)
- 4.14 UART1 Auto-baud Control Register (U1ACR - 0xE001 0020)
- 4.15 Auto-baud
- 4.16 Auto-baud modes
- 4.17 UART1 Fractional Divider Register (U1FDR - 0xE001 0028)
- 4.18 UART1 Transmit Enable Register (U1TER - 0xE001 0030)
- 5. Architecture
- Chapter 18: LPC24XX CAN controllers CAN1/2
- 1. How to read this chapter
- 2. Basic configuration
- 3. CAN controllers
- 4. Features
- 5. Pin description
- 6. CAN controller architecture
- 7. Memory map of the CAN block
- 8. Register description
- 8.1 Mode Register (CAN1MOD - 0xE004 4000, CAN2MOD - 0xE004 8000)
- 8.2 Command Register (CAN1CMR - 0xE004 x004, CAN2CMR - 0xE004 8004)
- 8.3 Global Status Register (CAN1GSR - 0xE004 x008, CAN2GSR - 0xE004 8008)
- 8.4 Interrupt and Capture Register (CAN1ICR - 0xE004 400C, CAN2ICR - 0xE004 800C)
- 8.5 Interrupt Enable Register (CAN1IER - 0xE004 4010, CAN2IER - 0xE004 8010)
- 8.6 Bus Timing Register (CAN1BTR - 0xE004 4014, CAN2BTR - 0xE004 8014)
- 8.7 Error Warning Limit Register (CAN1EWL - 0xE004 4018, CAN2EWL - 0xE004 8018)
- 8.8 Status Register (CAN1SR - 0xE004 401C, CAN2SR - 0xE004 801C)
- 8.9 Receive Frame Status Register (CAN1RFS - 0xE004 4020, CAN2RFS - 0xE004 8020)
- 8.10 Receive Identifier Register (CAN1RID - 0xE004 4024, CAN2RID - 0xE004 8024)
- 8.11 Receive Data Register A (CAN1RDA - 0xE004 4028, CAN2RDA - 0xE004 8028)
- 8.12 Receive Data Register B (CAN1RDB - 0xE004 402C, CAN2RDB - 0xE004 802C)
- 8.13 Transmit Frame Information Register (CAN1TFI[1/2/3] - 0xE004 40[30/ 40/50], CAN2TFI[1/2/3] - 0xE004 80[30/40/50])
- 8.14 Transmit Identifier Register (CAN1TID[1/2/3] - 0xE004 40[34/44/54], CAN2TID[1/2/3] - 0xE004 80[34/44/54])
- 8.15 Transmit Data Register A (CAN1TDA[1/2/3] - 0xE004 40[38/48/58], CAN2TDA[1/2/3] - 0xE004 80[38/48/58])
- 8.16 Transmit Data Register B (CAN1TDB[1/2/3] - 0xE004 40[3C/4C/5C], CAN2TDB[1/2/3] - 0xE004 80[3C/4C/5C])
- 9. CAN controller operation
- 10. Centralized CAN registers
- 11. Global acceptance filter
- 12. Acceptance filter modes
- 13. Sections of the ID look-up table RAM
- 14. ID look-up table RAM
- 15. Acceptance filter registers
- 15.1 Acceptance Filter Mode Register (AFMR - 0xE003 C000)
- 15.2 Section configuration registers
- 15.3 Standard Frame Individual Start Address Register (SFF_sa - 0xE003 C004)
- 15.4 Standard Frame Group Start Address Register (SFF_GRP_sa - 0xE003 C008)
- 15.5 Extended Frame Start Address Register (EFF_sa - 0xE003 C00C)
- 15.6 Extended Frame Group Start Address Register (EFF_GRP_sa - 0xE003 C010)
- 15.7 End of AF Tables Register (ENDofTable - 0xE003 C014)
- 15.8 Status registers
- 15.9 LUT Error Address Register (LUTerrAd - 0xE003 C018)
- 15.10 LUT Error Register (LUTerr - 0xE003 C01C)
- 15.11 Global FullCANInterrupt Enable register (FCANIE - 0xE003 C020)
- 15.12 FullCAN Interrupt and Capture registers (FCANIC0 - 0xE003 C024 and FCANIC1 - 0xE003 C028)
- 16. Configuration and search algorithm
- 17. FullCAN mode
- 18. Examples of acceptance filter tables and ID index values
- Chapter 19: LPC24XX SPI
- 1. Basic configuration
- 2. Features
- 3. SPI overview
- 4. SPI data transfers
- 5. SPI peripheral details
- 6. Pin description
- 7. Register description
- 7.1 SPI Control Register (S0SPCR - 0xE002 0000)
- 7.2 SPI Status Register (S0SPSR - 0xE002 0004)
- 7.3 SPI Data Register (S0SPDR - 0xE002 0008)
- 7.4 SPI Clock Counter Register (S0SPCCR - 0xE002 000C)
- 7.5 SPI Test Control Register (SPTCR - 0xE002 0010)
- 7.6 SPI Test Status Register (SPTSR - 0xE002 0014)
- 7.7 SPI Interrupt Register (S0SPINT - 0xE002 001C)
- 8. Architecture
- Chapter 20: LPC24XX SSP interface SSP0/1
- 1. Basic configuration
- 2. Features
- 3. Description
- 4. Pin descriptions
- 5. Bus description
- 6. Register description
- 6.1 SSPn Control Register 0 (SSP0CR0 - 0xE006 8000, SSP1CR0 - 0xE003 0000)
- 6.2 SSPn Control Register 1 (SSP0CR1 - 0xE006 8004, SSP1CR1 - 0xE003 0004)
- 6.3 SSPn Data Register (SSP0DR - 0xE006 8008, SSP1DR - 0xE003 0008)
- 6.4 SSPn Status Register (SSP0SR - 0xE006 800C, SSP1SR - 0xE003 000C)
- 6.5 SSPn Clock Prescale Register (SSP0CPSR - 0xE006 8010, SSP1CPSR - 0xE003 0010)
- 6.6 SSPn Interrupt Mask Set/Clear Register (SSP0IMSC - 0xE006 8014, SSP1IMSC - 0xE003 0014)
- 6.7 SSPn Raw Interrupt Status Register (SSP0RIS - 0xE006 8018, SSP1RIS - 0xE003 0018)
- 6.8 SSPn Masked Interrupt Status Register (SSP0MIS - 0xE006 801C, SSP1MIS - 0xE003 001C)
- 6.9 SSPn Interrupt Clear Register (SSP0ICR - 0xE006 8020, SSP1ICR - 0xE003 0020)
- 6.10 SSPn DMA Control Register (SSP0DMACR - 0xE006 8024, SSP1DMACR - 0xE003 0024)
- Chapter 21: LPC24XX SD/MMC card interface
- 1. Basic configuration
- 2. Introduction
- 3. Features of the MCI
- 4. SD/MMC card interface pin description
- 5. Functional overview
- 5.1 Mutimedia card
- 5.2 Secure digital memory card
- 5.3 MCI adapter
- 5.3.1 Adapter register block
- 5.3.2 Control unit
- 5.3.3 Command path
- 5.3.4 Command path state machine
- 5.3.5 Command format
- 5.3.6 Data path
- 5.3.7 Data path state machine
- 5.3.8 Data counter
- 5.3.9 Bus mode
- 5.3.10 CRC Token status
- 5.3.11 Status flags
- 5.3.12 CRC generator
- 5.3.13 Data FIFO
- 5.3.14 Transmit FIFO
- 5.3.15 Receive FIFO
- 5.3.16 APB interfaces
- 5.3.17 Interrupt logic
- 6. Register description
- 6.1 Power Control Register (MCI Power - 0xE008 C000)
- 6.2 Clock Control Register (MCIClock - 0xE008 C004)
- 6.3 Argument Register (MCIArgument - 0xE008 C008)
- 6.4 Command Register (MCICommand - 0xE008 C00C)
- 6.5 Command Response Register (MCIRespCommand - 0xE008 C010)
- 6.6 Response Registers (MCIResponse0-3 - 0xE008 C014, E008 C018, E008 C01C and E008 C020)
- 6.7 Data Timer Register (MCIDataTimer - 0xE008 C024)
- 6.8 Data Length Register (MCIDataLength - 0xE008 C028)
- 6.9 Data Control Register (MCIDataCtrl - 0xE008 C02C)
- 6.10 Data Counter Register (MCIDataCnt - 0xE008 C030)
- 6.11 Status Register (MCIStatus - 0xE008 C034)
- 6.12 Clear Register (MCIClear - 0xE008 C038)
- 6.13 Interrupt Mask Registers (MCIMask0 - 0xE008 C03C)
- 6.14 FIFO Counter Register (MCIFifoCnt - 0xE008 C048)
- 6.15 Data FIFO Register (MCIFIFO - 0xE008 C080 to 0xE008 C0BC)
- Chapter 22: LPC24XX I2C interfaces I2C0/1/2
- 1. Basic configuration
- 2. Features
- 3. Applications
- 4. Description
- 5. Pin description
- 6. I2C operating modes
- 7. I2C implementation and operation
- 8. Register description
- 8.1 I2C Control Set Register (I2C[0/1/2]CONSET: 0xE001 C000, 0xE005 C000, 0xE008 0000)
- 8.2 I2C Control Clear Register (I2C[0/1/2]CONCLR: 0xE001 C018, 0xE005 C018, 0xE008 0018)
- 8.3 I2C Status Register (I2C[0/1/2]STAT - 0xE001 C004, 0xE005 C004, 0xE008 0004)
- 8.4 I2C Data Register (I2C[0/1/2]DAT - 0xE001 C008, 0xE005 C008, 0xE008 0008)
- 8.5 I2C Slave Address Register (I2C[0/1/2]ADR - 0xE001 C00C, 0xE005 C00C, 0xE008 000C)
- 8.6 I2C SCL High Duty Cycle Register (I2C[0/1/2]SCLH - 0xE001 C010, 0xE005 C010, 0xE008 0010)
- 8.7 I2C SCL Low Duty Cycle Register (I2C[0/1/2]SCLL - 0xE001 C014, 0xE005 C014, 0xE008 0014)
- 8.8 Selecting the appropriate I2C data rate and duty cycle
- 9. Details of I2C operating modes
- 9.1 Master Transmitter mode
- 9.2 Master Receiver mode
- 9.3 Slave Receiver mode
- 9.4 Slave Transmitter mode
- 9.5 Miscellaneous states
- 9.6 Some special cases
- 9.7 Simultaneous repeated START conditions from two masters
- 9.8 Data transfer after loss of arbitration
- 9.9 Forced access to the I2C bus
- 9.10 I2C Bus obstructed by a Low level on SCL or SDA
- 9.11 Bus error
- 9.12 I2C State service routines
- 10. Software example
- Chapter 23: LPC24XX I2S interface
- 1. Basic configuration
- 2. Features
- 3. Description
- 4. Pin descriptions
- 5. Register description
- 5.1 Digital Audio Output Register (I2SDAO - 0xE008 8000)
- 5.2 Digital Audio Input Register (I2SDAI - 0xE008 8004)
- 5.3 Transmit FIFO Register (I2STXFIFO - 0xE008 8008)
- 5.4 Receive FIFO Register (I2SRXFIFO - 0xE008 800C)
- 5.5 Status Feedback Register (I2SSTATE - 0xE008 8010)
- 5.6 DMA Configuration Register 1 (I2SDMA1 - 0xE008 8014)
- 5.7 DMA Configuration Register 2 (I2SDMA2 - 0xE008 8018)
- 5.8 Interrupt Request Control Register (I2SIRQ - 0xE008 801C)
- 5.9 Transmit Clock Rate Register (I2STXRATE - 0xE008 8020)
- 5.10 Receive Clock Rate Register (I2SRXRATE - 0xE008 8024)
- 6. I2S transmit and receive interfaces
- 7. FIFO controller
- Chapter 24: LPC24XX Timer0/1/2/3
- 1. Basic configuration
- 2. Features
- 3. Applications
- 4. Description
- 5. Pin description
- 6. Register description
- 6.1 Interrupt Register (T[0/1/2/3]IR - 0xE000 4000, 0xE000 8000, 0xE007 0000, 0xE007 4000)
- 6.2 Timer Control Register (T[0/1/2/3]CR - 0xE000 4004, 0xE000 8004, 0xE007 0004, 0xE007 4004)
- 6.3 Count Control Register (T[0/1/2/3]CTCR - 0xE000 4070, 0xE000 8070, 0xE007 0070, 0xE007 4070)
- 6.4 Timer Counter registers (T0TC - T3TC, 0xE000 4008, 0xE000 8008, 0xE007 0008, 0xE007 4008)
- 6.5 Prescale register (T0PR - T3PR, 0xE000 400C, 0xE000 800C, 0xE007 000C, 0xE007 400C)
- 6.6 Prescale Counter register (T0PC - T3PC, 0xE000 4010, 0xE000 8010, 0xE007 0010, 0xE007 4010)
- 6.7 Match Registers (MR0 - MR3)
- 6.8 Match Control Register (T[0/1/2/3]MCR - 0xE000 4014, 0xE000 8014, 0xE007 0014, 0xE007 4014)
- 6.9 Capture Registers (CR0 - CR3)
- 6.10 Capture Control Register (T[0/1/2/3]CCR - 0xE000 4028, 0xE000 8028, 0xE007 0028, 0xE007 4028)
- 6.11 External Match Register (T[0/1/2/3]EMR - 0xE000 403C, 0xE000 803C, 0xE007 003C, 0xE007 403C)
- 7. Example timer operation
- 8. Architecture
- Chapter 25: LPC24XX Pulse Width Modulator PWM0/PWM1
- 1. Basic configuration
- 2. Features
- 3. Description
- 4. Pin description
- 5. PWM base addresses
- 6. Register description
- 6.1 PWM Interrupt Register (PWM0IR - 0xE001 4000 and PWM1IR 0xE001 8000)
- 6.2 PWM Timer Control Register (PWM0TCR - 0xE001 4004 and PWM1TCR 0xE001 8004)
- 6.3 PWM Count Control Register (PWM0CTCR - 0xE001 4070 and PWM1CTCR 0xE001 8070)
- 6.4 PWM Match Control Register (PWM0MCR - 0xE001 4014 and PWM1MCR 0xE001 8014)
- 6.5 PWM Capture Control Register (PWM0CCR - 0xE001 4028 and PWM1CCR 0xE001 8028)
- 6.6 PWM Control Registers (PWM0PCR - 0xE001 404C and PWM1PCR 0xE001 804C)
- 6.7 PWM Latch Enable Register (PWM0LER - 0xE001 4050 and PWM1LER 0xE001 8050)
- Chapter 26: LPC24XX Real-Time Clock (RTC) and battery RAM
- Chapter 27: LPC24XX WatchDog Timer (WDT)
- Chapter 28: LPC24XX Analog-to Digital Converter (ADC)
- Chapter 29: LPC24XX Digital-to Analog Converter (DAC)
- Chapter 30: LPC24XX Flash memory programming firmware
- Chapter 31: LPC24XX On-chip bootloader for flashless parts
- Chapter 32: LPC24XX General Purpose DMA (GPDMA) controller
- Chapter 33: LPC24XX EmbeddedICE
- Chapter 34: LPC24XX Embedded Trace Module (ETM)
- Chapter 35: LPC24XX RealMonitor
- Chapter 36: LPC24XX Supplementary information