beautypg.com

Figure 5-11, Timing – FUJITSU MB91460 SERIES FR60 User Manual

Page 589

background image

573

Chapter 31 External Bus

5.Operation of the Ordinary bus interface

Figure 5-11 Timing Chart for DMA Fly-By Transfer (Memory -> I/O)

Setting 1 for the HLD bit of the IOWR0-3 registers enables the I/O read cycle to be extended by one cycle.

Setting the WR1,0 bits of the IOWR0-3 registers enables 0-3 write recovery cycles to be inserted.

If the write recovery cycle is set to 1 or more, a write recovery cycle is always inserted after write access.

Setting bits IW3-0 of the IOWR0-3 registers enables 0-15 wait cycles to be inserted.

If wait is also set on the memory side (AWR15-12 is not 0), the larger value is used as the wait cycle after
comparison with the I/O wait (IW3-0 bits).

RD

IOWR

MCLK

AS

CSn

D[31:0]

A[31:0]

Basic cycle

Basic cycle

I/O wait
cycle *1

I/O hold
wait *2

I/O wait
cycle *1

I/O hold
wait *2

I/O idle
cycle