beautypg.com

Configuration, Chapter 25 external interrupt 3.configuration – FUJITSU MB91460 SERIES FR60 User Manual

Page 338

background image

322

Chapter 25 External Interrupt

3.Configuration

3. Configuration

Figure 3-1 Configuration Diagram

External interrupts 0 - 7

LB0, LA0
LB1, LA1

LB2, LA2

LB3, LA3
LB4, LA4

LB5, LA5

LB6, LA6
LB7, LA7

ELVR0 : bit 1-0,
ELVR0 : bit 3-2,
ELVR0 : bit 5-4,
ELVR0 : bit 7-6,
ELVR0 : bit 9-8,

ELVR0 : bit 11-10,
ELVR0 : bit 13-12,
ELVR0 : bit 15-14,

Detect level setting

0

0

1

1

0

1

1

0

INT0/P24.0
INT1/P24.1
INT2/P24.2
INT3/P24.3
INT4/SDA2/P24.4
INT5/SCL2/P24.5
INT6/SDA3/P24.6
INT7/SCL3/P24.7

Detect at the rising edge

Detect at the falling edge

External interrupt request flag

ER0,
ER1,
ER2,
ER3,
ER4,
ER5,
ER6,
ER7

EIRR0: bit n0
EIRR0: bit n1
EIRR0: bit n2
EIRR0: bit n3
EIRR0: bit n4
EIRR0: bit n5
EIRR0: bit n6
EIRR0: bit n7

0

1

No interrupt requests

Interrupt request present

WRITE 0: Flag clear

Register number

P24.0
P24.1
P24.2
P24.3
P24.4
P24.5
P24.6

P24.7

DDR24: bit0
DDR24: bit1
DDR24: bit2
DDR24: bit3
DDR24: bit4
DDR24: bit5
DDR24: bit6
DDR24: bit7

0
1

Input only

Enable output

External

interrupt

0

1

2

3

4

5

6

7

External interrupt

request level

setting bit

LB0, LA0

LB1, LA1

LB2, LA2

LB3, LA3

LB4, LA4

LB5, LA5

LB6, LA6

LB7, LA7

External

interrupt

request bit

ER0

ER1

ER2

ER3

ER4

ER5

ER6

ER7

Enable external

interrupt

requests

EN0

EN1

EN2

EN3

EN4

EN5

EN6

EN7

Interrupt

number

#16

#17

#18

#19

#20

#21

#22

#23

The data

direction bit

P24.0

P24.1

P24.2

P24.3

P24.4

P24.5

P24.6

P24.7

Pins

INT0

INT1

INT2

INT3

INT4

INT5

INT6

INT7

1

0

External interrupt request enable flag

EN0,
EN1,
EN2,
EN3,
EN4,
EN5,
EN6,
EN7

ENIR0 : bit 0
ENIR0 : bit 1
ENIR0 : bit 2
ENIR0 : bit 3
ENIR0 : bit 4
ENIR0 : bit 5
ENIR0 : bit 6
ENIR0 : bit 7

0

1

Disable interrupts

Enable interrupts

Interrupt request
(#16, #17, #18, #19,
#20, #21, #22, #23)

Detect at

“L” level

Detect at

“H” level

Edge detection circuit

Pins

0

SDA2
SCL2

PFR24: bit4
PFR24: bit5

1

General-purpose port

Peripheral

1

0

(Inputs of other peripheral
function macros)

Read of the port

(Outputs of other peripheral function macros)

From the port data register

SDA3
SCL3

PFR24: bit6
PFR24: bit7

Port

function

SDA2

SCL2

SDA3

SCL3

---

---

---

---