beautypg.com

FUJITSU F2MCTM-16LX User Manual

Page 260

background image

244

CHAPTER 14 16-BIT RELOAD TIMER

Generation of Interrupt Request from 16-bit Reload Timer

When the 16-bit reload timer is started and the count value of the 16-bit timer register is decremented from

"0000

H

" to "FFFF

H

", an underflow occurs. When an underflow occurs, the UF bit in the timer control

status register is set to 1 (TMCSR:UF). If an underflow interrupt is enabled (TMCSR:INTE = 1), an

interrupt request is generated.