FUJITSU F2MCTM-16LX - Manual (Page 26)

10
CHAPTER 1 OVERVIEW
Figure 1.2-2 Block Diagram of Evaluation Chip (MB90V340A-103/104)
(INT15R to INT8R)
INT15 to INT8
INT7 to INT0
CKOT
SCL1 , SCL0
SDA1 , SDA0
PPGF to PPG0
DA01 , DA00
X0,X1
X0A,X1A*
RST
FRCK0
IN7 to IN0
OUT7 to OUT0
FRCK1
RX2 to RX0
TX2 to TX0
TIN3 to TIN0
TOT3 to TOT0
SOT4 to SOT0
SCK4 to SCK0
SIN4 to SIN0
AVcc
AVss
AN23 to AN0
AVRH
AVRL
ADTG
AD15 to AD00
A23 to A16
ALE
RD
WRL
WRH
HRQ
HAK
RDY
CLK
Clock
control
Prescaler
(5 channels)
8-/10-bit
A/D
converter
24 channels
10-bit D/A
converter
2 channels
8-/16-bit
PPG
16 channels
Int
e
rn
al d
a
ta
b
u
s
16-bit
I/O timer 0
Input
capture
8 channels
Output
compare
8 channels
16-bit
I/O timer 1
CAN
controller
3 channels
16-bit
reload timer
4 channels
External
bus
DTP/
external
interrupt
Clock
monitor
F
2
MC-16LX core
I
2
C
Interface
2 channels
* : Support MB90V340A-104 only
CR
oscillation
circuit
RAM 30KB
UART
5 channels
DMA