beautypg.com

Maple Systems MAPware-7000 User Manual

Page 15

background image

MAPware-7000 Programming Manual

xv

1010-1040, Rev. 02

Moving elements in rungs ................................................................................................... 281

Cutting, copying, pasting elements in rungs ....................................................................... 281

Shortcuts when editing the ladder rungs ............................................................................ 283

Using Rung Comments ........................................................................................................ 284

Logic Block Types ..................................................................................................................... 284

Main Program block ............................................................................................................ 285

Power-Up block ................................................................................................................... 285

Subroutines ......................................................................................................................... 286

Timer Interrupts .................................................................................................................. 286

I/O Interrupts 1 and 2 .......................................................................................................... 287

Creating a new logic block ................................................................................................... 287

To configure/edit properties of the logic block ................................................................... 287

Creating a sample ladder diagram....................................................................................... 288

Other Useful Ladder Logic Tools.............................................................................................. 291

Downloading the Ladder Logic ............................................................................................ 291

Online Ladder Monitoring ................................................................................................... 292

Importing Ladder Logic Blocks from another project .......................................................... 293

Configuring color preferences ............................................................................................. 295

Appendix A – Internal Memory Addresses .................................................................................. 297

Index Registers (I, J, K) ............................................................................................................. 298

Counter and Timer Registers/Coils (C, C., T, T.) ...................................................................... 300

Input Registers/Coils (X, XW) ................................................................................................... 300

Output Registers/Coils (Y, YW) ................................................................................................ 301

IO Registers/Coils (M, MW) ..................................................................................................... 301

System Registers/Coils (S, SW) ................................................................................................ 302

Internal Registers/Coils (B, BW) .............................................................................................. 302

Data Registers (D) .................................................................................................................... 302

Retentive Registers (R) ............................................................................................................ 303

Appendix B – System Tag Memory .............................................................................................. 304

S memory (System bits) ........................................................................................................... 304

SW memory (System registers) ............................................................................................... 307

M memory ............................................................................................................................... 310