beautypg.com

Avago Technologies LSI53C1010R User Manual

Page 223

background image

SCSI Registers

4-105

Version 2.2

Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.

Note:

The receive rate is independent of the settings of the
XCLKS_DT, XCLKS_ST, XCLKH_DT, and XCLKH_ST bits.

Synchronous Send Rate Calculation
The synchronous send rate, in megatransfers/s, can be
calculated using the following formula:

Send Rate (ST)

Input Clock Rate

SCFDivisor

4

XCLKS_ST

XCLKH_ST

)

+

+

(

×

------------------------------------------------------------------------------------------------------------------------

=

Send Rate (DT)

Input Clock Rate

SCFDivisor

2

XCLKS_DT

XCLKS_ST + XCLKH_DT + XCLKH_ST

+

2

-------------------------------------------------------------------------------------------------------------------------------------------------

+

Ч

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

=