Interrupt pin (ip), Interrupt line (il), Register: 0x3c – Avago Technologies LSI53C1010R User Manual
Page 134: Register: 0x3d

4-16
Registers
Version 2.2
Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.
Register: 0x3C
Interrupt Line (IL)
Read/Write
IL
Interrupt Line
[7:0]
This register communicates interrupt line routing
information. POST software writes the routing information
into this register as it configures the system. The value in
this register tells which input of the system interrupt
controller(s) the device’s interrupt pin is connected to.
Values in this register are specified by system architecture.
Register: 0x3D
Interrupt Pin (IP)
Read Only
IP
Interrupt Pin
[7:0]
This register is unique to each SCSI function. It tells
which interrupt pin the device uses. Its value is set to
0x01 for the Function A (INTA/) signal, and 0x02 for the
Function B (INTB/) signal at power-up if MAD[4] is pulled
LOW. The Function B value is set to 0x01 (INTA/) if
MAD[4] is pulled HIGH.
Note:
Refer to
Section 3.9, “MAD Bus Programming,”
for details.
7
0
IL
0
0
0
0
0
0
0
0
7
0
IP
SCSI Function A
0
0
0
0
0
0
0
1
SCSI Function B if MAD[4] pulled LOW
0
0
0
0
0
0
1
0
SCSI Function B if MAD[4] pulled HIGH
0
0
0
0
0
0
0
1