Response id zero (respid0), Response id one (respid1), Register: 0x4a – Avago Technologies LSI53C1010R User Manual
Page 202: Register: 0x4b

4-84
Registers
Version 2.2
Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.
Register: 0x4A
Response ID Zero (RESPID0)
Read/Write
RESPID0
Response ID Zero
[7:0]
and
contain the selection or
reselection IDs. These two 8-bit registers contain the SCSI
ID that the chip responds to on the SCSI bus. Each bit
represents one possible ID; the most significant bit of
represents ID 15, and the
least significant bit of RESPID0 represents ID 0. The
register still contains the chip ID used
during arbitration. The chip can respond to more than one
ID because more than one bit can be set in the RESPID1
and RESPID0 registers. However, the chip can arbitrate
with only one ID value in the
register.
Register: 0x4B
Response ID One (RESPID1)
Read/Write
RESPID1
Response ID One
[7:0]
and
contain the selection or
reselection IDs. These two 8-bit registers contain the
SCSI ID that the chip responds to on the SCSI bus. Each
bit represents one possible ID; the most significant bit of
RESPID1 represents ID 15, and the least significant bit
of RESPID0 represents ID 0. The
register still contains the chip ID used during arbitration.
The chip can respond to more than one ID because more
7
0
RESPID0
x
x
x
x
x
x
x
x
7
0
RESPID1
x
x
x
x
x
x
x
x