beautypg.com

Digi NS9750 User Manual

Page 887

background image

I -

I n d e x - 1 7

PCI Arbiter Configuration register

423

PCI Arbiter Interrupt Enable

register

425

PCI Arbiter Interrupt Status

register

424

PCI Base Address registers

417

PCI BIST register

417

PCI Bridge Address Translation Control

register

441

PCI Bridge AHB Error Address

register

433

PCI Bridge AHB to PCI Memory Address

Translate 0 register

437

PCI Bridge AHB to PCI Memory Address

Translate 1 register

438

PCI Bridge AHB-to-PCI IO Address

Translate register

439

PCI Bridge Configuration register

432

PCI Bridge Interrupt Enable

register

435

PCI Bridge Interrupt Status

register

434

PCI Bridge PCI Error Address

register

433

PCI Bridge PCI to AHB Memory Address

Translate 0 register

439

PCI Bridge PCI to AHB Memory Address

Translate 1 register

440

PCI bus arbiter

407

,

418

-

455

configuration registers

420

-

455

register addresses

420

slave interface

420

PCI Cache Size register

416

PCI CardBus CIS Pointer register

417

PCI Class Code register

416

PCI Command register

414

PCI Configuration 0 register

428

PCI Configuration 1 register

429

PCI Configuration 2 register

430

PCI Configuration 3 register

431

PCI Device ID register

414

PCI Expansion ROM register

418

PCI Header register

416

PCI Interrupt Line register

418

PCI Interrupt Pin register

418

PCI Latency Timer register

416

PCI Max Latency register

418

PCI Min Grant register

418

PCI Miscellaneous Support register

426

PCI Revision ID register

416

PCI Status register

415

PCI Subsystem register

418

PCI Subsystem Vendor ID register

417

PCI target error filtering

407

PCI target interface

406

PCI timing diagrams

816

-

820

PCI Vendor ID register

414

register addresses, PCI/bridge

configuration

413

system configurations

456

-

461

transaction ordering

410

PCI-to-AHB bus

CardBus interrupts

465

PCI master interface

406

PCI-to-AHB-bridge

PCI bus arbiter

functional description

419

peripheral bus

5

peripheral DMA read access

477

peripheral DMA write access

478

peripheral REQ and DONE signalling

479

permission faults

102

PHY Support register

358

Pin Interrupt Control register

701

Pin Interrupt Mask register

700

pinout

clock generation/system pins

26