Serial channel b/a/c/d receive match register – Digi NS9750 User Manual
Page 658
![background image](/manuals/75506/658/background.png)
S e r i a l p o r t c o n t r o l a n d s t a t u s r e g i s t e r s
6 3 4
N S 9 7 5 0 H a r d w a r e R e f e r e n c e
Serial Channel B/A/C/D Receive Match register
Address: 9020 001C / 005C
9030 001C / 005C
The Serial Channel B/A/C/D Receive Match register contains the four receive data
match bytes used in UART mode.
Register bit assignment
Bits
Access
Mnemonic
Reset
Description
D31:24
R/W
RDMB1
0x00
Receive data match byte1
D23:16
R/W
RDMB2
0x00
Receive data match byte2
D15:08
R/W
RDMB3
0x00
Receive data match byte3
D07:00
R/W
RDMB4
0x00
Receive data match byte4
Table 376: Serial Channel B/A/C/D Receive Match register
RDMB4
13
12
11
10
9
8
7
6
5
4
3
2
1
0
15
14
31
29
28
27
26
25
24
23
22
21
20
19
18
17
16
30
RDMB1
RDMB3
RDMB2