beautypg.com

Tsteq, Test for equal to zero (dalu), Instruction formats and opcodes – Freescale Semiconductor StarCore SC140 User Manual

Page 728: Instruction fields, Operation assembler syntax

background image

A-414

SC140 DSP Core Reference Manual

TSTEQ

TSTEQ

Test for Equal to Zero (DALU)

TSTEQ

Description

Status and Conditions that Affect Instruction

None.

Status and Conditions Changed by Instruction

Example

tsteq d1

Instruction Formats and Opcodes

Note:

** indicates serial grouping encoding.

Instruction Fields

Dn

FFF

Single Source/Destination Data Register

Operation

Assembler Syntax

If Dn

== 0, then 1 → T, else 0 → T

TSTEQ Dn

TSTEQ Dn

Sets the T bit in SR if the source data register (Dn) is equal to zero; otherwise, it clears the T bit.

Register Address

Bit Name

Description

SR[1]

T

Set if the source operand is equal to zero and cleared if the source
operand is not equal to zero.

Register/Memory Address

Before

After

D1

$00 0000 0000

SR

$00E4 0000

$00E4 0002

Instruction

Words Cycles Type

Opcode

15

8

7

0

TSTEQ Dn

1

1

1

0

*

1

0

0

1

F

F

F

1

1

0

1

0

0

1

000

D0

010

D2

100

D4

110

D6

001

D1

011

D3

101

D5

111

D7

Note:

This instruction can specify D8-D15 as operands by using a prefix.

Note:

Note: