Tfra, Transfer address register (agu), Example – Freescale Semiconductor StarCore SC140 User Manual
Page 720: Instruction formats and opcodes instruction fields, Operation assembler syntax, Tfra r0,r1

A-406
SC140 DSP Core Reference Manual
TFRA
TFRA
Transfer Address Register (AGU)
TFRA
Description
Status and Conditions that Affect Instruction
Status and Conditions Changed by Instruction
None.
Example
tfra r0,r1
Instruction Formats and Opcodes
Instruction Fields
rx
rrrr
AGU Source Register
Operation
Assembler Syntax
rx
→ Rx
TFRA rx,Rx
TFRA rx,Rx
Copies a source AGU register (rx) to a destination AGU register (Rx).
Register Address
Bit Name
Description
SR[18]
EXP
Determines which stack pointer is used when the stack pointer is an
operand. Otherwise, the instruction is not affected by SR.
Register/Memory Address
Before
After
R0
$1234 5678
R1
$1234 5678
Instruction
Words Cycles Type
Opcode
15
8
7
0
TFRA rx,Rx
1
1
2
1
1
1
0
R R R R
1
1
1
0
r
r
r
r
0000
N0
0100
—
1000
R0
1100
R4
0001
N1
0101
—
1001
R1
1101
R5
0010
N2
0110
PC
1010
R2
1110
R6
0011
N3
0111
SP
1011
R3
1111
R7
Note:
This instruction can specify R8-R15 as operands by using a high register prefix.