Bitwise inclusive or (dalu), Instruction formats and opcodes instruction fields, Operation assembler syntax – Freescale Semiconductor StarCore SC140 User Manual
Page 654
A-340
SC140 DSP Core Reference Manual
OR
OR
Bitwise Inclusive OR (DALU)
OR
Description
Status and Conditions that Affect Instruction
None.
Status and Conditions Changed by Instruction
Example
or d3,d0
1110 ---- 0111 ---- 0101
or 0101 ---- 0011 ---- 1000
1111 ---- 0111 ---- 1111
Instruction Formats and Opcodes
Instruction Fields
Da
JJJ
Single Source Data Register
Operation
Assembler Syntax
Da
⏐ Dn → Dn
OR Da,Dn
OR Da,Dn
Performs a bitwise inclusive OR of two data registers (Da and Dn) and stores the result in the second data
register (Dn). This is a full 40-bit operation.
Register Address
Bit Name
Description
Ln
L
Clears the Ln bit in the destination registers.
Register/Memory Address
Before
After
D3
$E0 0007 0005
L0:D0
$0:$50 0003 0008
$0:$F0 0007 000F
Instruction
Words Cycles Type
Opcode
15
8
7
0
OR Da,Dn
1
1
2
1
1
0
1
1
1
F
F
F
0
0
1
1
J
J
J
000
D0
010
D2
100
D4
110
D6
001
D1
011
D3
101
D5
111
D7
Note:
This instruction can specify D8-D15 as operands by using a prefix.