Jtag uart core, Core overview, Functional description – Altera Embedded Peripherals IP User Manual
Page 58: Jtag uart core -1, Core overview -1, Functional description -1
JTAG UART Core
7
2014.24.07
UG-01085
Core Overview
The JTAG UART core with Avalon
®
interface implements a method to communicate serial character
streams between a host PC and a Qsys system on an Altera
®
FPGA. In many designs, the JTAG UART
core eliminates the need for a separate RS-232 serial connection to a host PC for character I/O. The core
provides an Avalon interface that hides the complexities of the JTAG interface from embedded software
programmers. Master peripherals (such as a Nios
®
II processor) communicate with the core by reading
and writing control and data registers.
The JTAG UART core uses the JTAG circuitry built in to Altera FPGAs, and provides host access via the
JTAG pins on the FPGA. The host PC can connect to the FPGA via any Altera JTAG download cable,
such as the USB-Blaster
™
cable. Software support for the JTAG UART core is provided by Altera. For the
Nios II processor, device drivers are provided in the hardware abstraction layer (HAL) system library,
allowing software to access the core using the ANSI C Standard Library
stdio.h
routines.
Nios II processor users can access the JTAG UART via the Nios II IDE or the nios2-terminal command-
line utility.
For further details, refer to the or the Nios II IDE online help.
For the host PC, Altera provides JTAG terminal software that manages the connection to the target,
decodes the JTAG data stream, and displays characters on screen.
The JTAG UART core is Qsys-ready and integrates easily into any Qsys-generated system.
Functional Description
The figure below shows a block diagram of the JTAG UART core and its connection to the JTAG circuitry
inside an Altera FPGA. The following sections describe the components of the core.
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134