Functional description, Interfaces, Functional description -3 – Altera Embedded Peripherals IP User Manual
Page 176: Interfaces -3
Functional Description
Figure 17-2: Avalon-ST Multi-Channel Shared Memory FIFO Core
Avalon-ST
Status Source
Avalon-ST
Status Source
Multi-Channel Shared FIFO
ll
u
f
_
t
s
o
m
l
a
y
t
p
m
e
_
t
s
o
m
l
a
out
control
fill_level
request
in
Avalon-MM
Slave
Avalon-MM
Status
Avalon-MM
Status
Avalon-ST
Data Sink
Avalon-ST
Data Source
Interfaces
This section describes the core's interfaces.
Avalon-ST Interfaces
The core includes Avalon-ST interfaces for transferring data and almost-full status.
Table 17-4: Properties of Avalon-ST Interfaces
Feature
Property
Data Interfaces
Status Interfaces
Backpressure Ready latency = 0.
Not supported.
Data Width
Configurable.
Data width = 2 bits.
Symbols per beat = 1.
Channel
Supported, up to 16
channels.
Supported, up to 16 channels.
Error
Configurable.
Not used.
Packet
Supported.
Not supported.
UG-01085
2014.24.07
Functional Description
17-3
Avalon-ST Multi-Channel Shared Memory FIFO Core
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)