Altera Embedded Peripherals IP - Manual (Page 188)

Avalon Packets to Transactions Converter Core
20
2014.24.07
UG-01085 Subscribe
Send Feedback
Core Overview
The Avalon ® Packets to Transactions Converter core receives streaming data from upstream components
and initiates Avalon Memory-Mapped (Avalon-MM) transactions. The core then returns Avalon-MM
transaction responses to the requesting components.
The SPI Slave to Avalon Master Bridge and JTAG to Avalon Master Bridge are examples of how this core
is used.
For more information on the bridge, refer to
Avalon Packets to Transactions Converter Core
Functional Description
Figure 20-1: Avalon Packets to Transactions Converter Core
A
v
alon-ST Sink
Avalon
Packets to
Transactions
Converter
data_out
r
et
s
a
M
M
M-
n
ol
av
A
data_in
A
v
alon-ST Sour
ce
Avalon-MM
Slave
Component
Interfaces
Table 20-1: Properties of Avalon-ST Interfaces
Feature Property
Backpressure Ready latency = 0.
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134